Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Abel Vesa <abel.vesa@nxp.com>
To:     Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        Joakim Zhang <qiangqing.zhang@nxp.com>,
        "David S. Miller" <davem@davemloft.net>,
        Eric Dumazet <edumazet@google.com>,
        Jakub Kicinski <kuba@kernel.org>,
        Paolo Abeni <pabeni@redhat.com>,
        Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>,
        NXP Linux Team <linux-imx@nxp.com>
Cc:     Pengutronix Kernel Team <kernel@pengutronix.de>,
        Fabio Estevam <festevam@gmail.com>, devicetree@vger.kernel.org,
        <netdev@vger.kernel.org>, linux-phy@lists.infradead.org,
        linux-arm-kernel@lists.infradead.org, linux-usb@vger.kernel.org,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
        Dong Aisheng <aisheng.dong@nxp.com>,
        Jacky Bai <ping.bai@nxp.com>
Subject: [PATCH v9 03/12] arm64: dts: freescale: Add ddr subsys dtsi for imx8dxl
Date:   Tue,  7 Jun 2022 14:16:16 +0300
Message-Id: <20220607111625.1845393-4-abel.vesa@nxp.com>
In-Reply-To: <20220607111625.1845393-1-abel.vesa@nxp.com>
References: <20220607111625.1845393-1-abel.vesa@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?FOWmfuAi9e19ACrDv71WpQvVfrXSPoO9UVYFl/ZpiadE4f9/w9j3JQE1lPay?=
 =?us-ascii?Q?s71yrI0JYNmRlYG/ZsQYpm3ac/+eAy2768q3VsvmG523oEi3Tia2vhJnOoIg?=
 =?us-ascii?Q?INn+ivE20h0Kj0bDxGz/2PXZ7w9axDmwJyMyv9rMWyQW9GXhCokPcOfnUlnQ?=
 =?us-ascii?Q?VP+D/4pPV2l/nhLNtuBMAwWKjtOvQpVNppn1wLIH7dCzJytFFOOJT6CI52Gr?=
 =?us-ascii?Q?Lv9R6+4xFawGhku4swiL3FNj3NDjwV1nl7GBVqHeAwJa9w1Ag3QarlestyvT?=
 =?us-ascii?Q?q4WldAfEk8tbfkYqaMmnu83l/TF+akR/d8/BlPM9eSFcGvIzKcDP3AuOltvE?=
 =?us-ascii?Q?Vwuwn2JjYUFVAp/CUtCLQp6d+XeBwrifhYNSqrg4RjfMgFF5CyPHmI8Umwqv?=
 =?us-ascii?Q?i6DBJzi1DASzEZmuaQSTSbM336gWZYAAyFcEtOvgou0FGs3bKxnBRU5M9y1j?=
 =?us-ascii?Q?ZcQyIVcFu/38hbb8ctWQibdQlUcFuxKV5z1DLktJxoD5fc82mmm/+U9T3ubo?=
 =?us-ascii?Q?/eK9tEhOIJ4EHEiiKCClx7q9jO5uJrbMpCGgtGVamLtuuVNxryOSMTuvzHOH?=
 =?us-ascii?Q?7HcwvdCNDWmEDlOjOsYTBgAW0SOMYRvQK+d3S/TTtiLOH5UbePNSfQeMNV9M?=
 =?us-ascii?Q?t+i1CLxIZ/B6inhFS5lWgjgRu4IQKnwi/mMxEg/g/tPgiInpuRIGpD9RkDhn?=
 =?us-ascii?Q?k5cz/TIGSA9VsqbhsiN4zbemQiTJa/9AAFZUZ2a9UtowUNcWIN94eIX1SPol?=
 =?us-ascii?Q?6AIbQZm5jkg5PbreC2SfRtRTfw3g2z1DN3SGcReiIuFGlxEqvwzId+Qvocc8?=
 =?us-ascii?Q?c8Uj9Y72Xl2p60da3qi/j15JraP1pfz2i6YFw/rSWLRb959kSVbks6L86A12?=
 =?us-ascii?Q?3oUmVWv4j6EvCMVuH4i/MxsIfHpScVPkGlIAu9YtA9NcJno/pIiD/BhYBmx3?=
 =?us-ascii?Q?hBFCvCbKSCrYkCFRJ+sAWekJ+M+jEKJFCTSLN0f9K8i4Ag3io8q5q32W849y?=
 =?us-ascii?Q?0bC59NeanSDA3dNtvBOUxOlVxsOqFnU3FFPdnK0xIXWk2KfFxyk3HdlDHchb?=
 =?us-ascii?Q?wG6UKkUoPABf7M1k4hoUHTYYTSRhbEkN+dlppqEVL6wFnZQklo/ozLXAVe+M?=
 =?us-ascii?Q?FHnUJ47E/F5gO0T5oRJ/L6cPIshlAC4aiI6wJCOKKpBaBOi8JfqJ0ZWdmUvJ?=
 =?us-ascii?Q?3OgtL9TdQWadIHNBbVc8SL8BAuz+e+DeZD0VaPweiTPfKFSSH5dvghlZvd/r?=
 =?us-ascii?Q?qgYlJclyaFiq3ohlfxaOkKnwxUhRrFQJJTt87Sb+UxrUi524l9KUBHgKVwcw?=
 =?us-ascii?Q?wN1Zp50IHArEPmg6hR6Gi+q9Im8Zx0ZpK4Q1klRpacxL5BBIhfoD4FU03lnO?=
 =?us-ascii?Q?x2QYkUVVngNVjG0qMfR6SKLMZvpmWNoFj/oqUZq9G8ErnzilybbOAOuhWUL9?=
 =?us-ascii?Q?jwAGvMD0tuGPOuLQMZkytpPsy8bze7U9DG0DaSfgUieMH4ZcJ0NA0G6dpn+Q?=
 =?us-ascii?Q?yzUdBCSl2xPuoiHJKTt7Y7NzTJ+t/edd1Jiev/TagTyXHzX/ivOlEtGESZIx?=
 =?us-ascii?Q?cLgqzZ9nDG2DvrcVPF4jzfHPpVwX9yjyZzd7yOHWJNEBp0TeXzpFs1vZiX7y?=
 =?us-ascii?Q?XEVuY+5jnrgZAXRiICQvSfcc4iSrMEBK0lJX/CJ/vLddRW9IVa/ZDCJqQD8I?=
 =?us-ascii?Q?i0T+yCevlTC7Ef8P4Gsy/3djJsg/1kwCNTcHHbGvbDNtO9xxSxp1Hy4HM2wb?=
 =?us-ascii?Q?+cdVnIdgxQ=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 5065b3b4-09cc-4431-1334-08da48773ad0
X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB4688.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Jun 2022 11:17:05.1830
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: J+xdpXJt5oRBM8fucQcN9gZWVJqVs0Ld5M3FJJpOUT+/BQanPbEpBnkZiKC6LYqHp1rjt+QIh/GloCGW05cg+w==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB7PR04MB5084
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Jacky Bai <ping.bai@nxp.com>

Add the ddr subsys dtsi for i.MX8DXL. Additional db pmu is added
compared to i.MX8QXP.

Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
---
 .../boot/dts/freescale/imx8dxl-ss-ddr.dtsi    | 37 +++++++++++++++++++
 1 file changed, 37 insertions(+)
 create mode 100644 arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi

diff --git a/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi
new file mode 100644
index 000000000000..8a91eb33b4ef
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8dxl-ss-ddr.dtsi
@@ -0,0 +1,37 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2021 NXP
+ */
+
+&ddr_subsys {
+	db_ipg_clk: clock-db-ipg@0 {
+		compatible = "fixed-clock";
+		reg = <0 0>;
+		#clock-cells = <0>;
+		clock-frequency = <456000000>;
+		clock-output-names = "db_ipg_clk";
+	};
+
+	db_pmu0: db-pmu@5ca40000 {
+		compatible = "fsl,imx8dxl-db-pmu";
+		reg = <0x5ca40000 0x10000>;
+		interrupt-parent = <&gic>;
+		interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&db_pmu0_lpcg IMX_LPCG_CLK_0>,
+			 <&db_pmu0_lpcg IMX_LPCG_CLK_1>;
+		clock-names = "ipg", "cnt";
+		power-domains = <&pd IMX_SC_R_PERF>;
+	};
+
+	db_pmu0_lpcg: clock-controller@5cae0000 {
+		compatible = "fsl,imx8qxp-lpcg";
+		reg = <0x5cae0000 0x10000>;
+		#clock-cells = <1>;
+		clocks = <&db_ipg_clk>, <&db_ipg_clk>;
+		clock-indices = <IMX_LPCG_CLK_0>,
+				<IMX_LPCG_CLK_1>;
+		clock-output-names = "perf_lpcg_cnt_clk",
+				     "perf_lpcg_ipg_clk";
+		power-domains = <&pd IMX_SC_R_PERF>;
+	};
+};
-- 
2.34.3