Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:18 as permitted sender) client-ip=2620:137:e000::1:18;
From:   Liu Ying <victor.liu@nxp.com>
To:     linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Cc:     Thomas Gleixner <tglx@linutronix.de>,
        Marc Zyngier <maz@kernel.org>, Shawn Guo <shawnguo@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>,
        Pengutronix Kernel Team <kernel@pengutronix.de>,
        Fabio Estevam <festevam@gmail.com>,
        NXP Linux Team <linux-imx@nxp.com>,
        Lucas Stach <l.stach@pengutronix.de>
Subject: [PATCH] irqchip/irq-imx-irqsteer: Get/put PM runtime in ->irq_unmask()/irq_mask()
Date:   Wed,  8 Jun 2022 18:50:57 +0800
Message-Id: <20220608105057.2607812-1-victor.liu@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?63s5qDr64uwB4Y5GFws0GM6SOV5rLb4ZRsKkWZdkmJQzDFWi5ce8ooO7IDTP?=
 =?us-ascii?Q?5znIAf4Garguae30vzOhcdchZAqHvRlbP3Hh9FNGffyYaxttgTxlX7p6Tj4U?=
 =?us-ascii?Q?5wcxN8e0VR4o521LFs8pLYYv5IOQWsJd1JjAGNteP8jq7ALSqbf7xUkQgPqC?=
 =?us-ascii?Q?fSuiFjK0RklGlDhMvnrgEHx2gAyL0z/kCy/BOGYroukDJXOjy5xdl5rlsDEm?=
 =?us-ascii?Q?Xc/tSrITnrnPqfh2x8hNwvtukm5QbckhFbtYQ3jSQham0XgfbM9Z+PO07nC2?=
 =?us-ascii?Q?jw90NS76cFjFSW6C3r/K/wcQp5GUwCWamg8JUAoK///QEhGTtApVzf1315as?=
 =?us-ascii?Q?04T8n49VO1xwdf8rqE1QuTcgL3JpKXdL578iXXBhCRvxxl/9wlADQUlcjqAH?=
 =?us-ascii?Q?wLTJ2WNSe8zkuf75Hr4E8AVlpZQVS6l5td39FDiF5YcbOUW54+dorQ5eAWz4?=
 =?us-ascii?Q?ClVhiHYJI/Y07SNcFf68GIuN8HeADNEZtkKuGWnrrz3BSgUnYZMoNR9NeipN?=
 =?us-ascii?Q?1sFvbC4on3rbztkog8tRT0qkMD8zfMXzniO6+SyvrRo4guKAOyFjglBFXGBB?=
 =?us-ascii?Q?6L134HikrSXKaBdL6+0REUMLATF3RvV9yj4CmzOxFB+2UkRFOZE+1+qLxx+3?=
 =?us-ascii?Q?PSEsscvkkg7VSmwF5TZTmmv5TSMG39oRL1I3/bEQhBLV3fRm7le+2o5xDH4D?=
 =?us-ascii?Q?m8zLiXMwpVrfAA/XAwHAVQrzjqyZ/ZZWMCR67rfACwnJ6TAW13fDnvAIB+7u?=
 =?us-ascii?Q?X0hB4IBsBQeCZerZtvFtsncS2jvc8ul4cuhhY0JYliO/bSipqJJmzbMoKQKL?=
 =?us-ascii?Q?Ph9TkPkhV4n4jxJNSsPvcTkUU4+c63r8WGhJ5/HvA+XU4OZGZeOHsdHMLqOh?=
 =?us-ascii?Q?mAJAviSpYGAR8YHabNW84JmCtEy++48DDmnbT+OhTj9JqPqRQ+Km0AfcryOK?=
 =?us-ascii?Q?a+gLO4ftQBF0Q65Nz3j8COqDAv/9qal+rpPbrsxhKSB+fhPrrWbsv54C3Mu1?=
 =?us-ascii?Q?fhJLHt/jKXLDn9v262FF8JSPA6J4YqzXwEcqj258dXAATXTWLNdK7+rrAqvi?=
 =?us-ascii?Q?KD11wRal2cp+SDYCnchCEhyr5hTLMRix1MomuErsN40Q+g7o/PVtSSZ95MZm?=
 =?us-ascii?Q?lAZ2NZ2rMaxC6XC+b2wHhfDLTIkLYHFqLSR427/23ySu104gWDp4Uk56pstz?=
 =?us-ascii?Q?slf8jii3oV5/tsZPZSU/IGBhy+wAc++Gcn5kgs9Z4I96Kt8k4lTxpNFPvDs5?=
 =?us-ascii?Q?nZGnbVMLvvkvyhT/PC5RWY+KgyeGs8XN7ROiOeQj9vCZFVJ+IXcHHuOABSc1?=
 =?us-ascii?Q?7m12WihnY+0oh4pflmAgndaxvUj45uKvAentRp/FHd3MlReoEnbednLiFB9j?=
 =?us-ascii?Q?u2701XZy98IW/1zPaQcJ+voL5FMXaDo0zMwQJK71rT/+QRe+NQUQtDndwbSK?=
 =?us-ascii?Q?JRKeh7WV4YX46O89QaFj2WgYjF/pHBeLq607PaUTn3Gx0+aQ4jW7DYC39Yda?=
 =?us-ascii?Q?R6nUAEcI4gTaOo+Au+GGXZeMWZYCb+/KKY1yxp4xKcSSUjelwTuUOzk7sFiX?=
 =?us-ascii?Q?CdtLCEfb7QyGSMXGoSvIR5ivYylakXj2zDCdtUncSuBqta16CboAe6biLyX2?=
 =?us-ascii?Q?y58Ai+4FGEoWQW8Ru4nvkL4KS8VkaSoTmUsoOSZTN7oBg/NRpKxcmp4OG3G9?=
 =?us-ascii?Q?0JkxhbvHrRjb75t9q7HyU6XPp3K911RpRlE/mgz0q+axv3Vn5YUPP2mZE8zm?=
 =?us-ascii?Q?7qJ/ABlgPA=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 720db5c4-f102-47da-6d68-08da493c8890
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jun 2022 10:49:16.7033
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: WbIIKyGVf+Mtx8pxVH7anO2ELFlGVRaw2QrKQLoIckp6f8PSIDZ3qIu7+eTfhAxzWkTAsl5NJ/T+ofwGq13hOQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB8977
X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE
	autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
	lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Now that runtime PM support was added in this driver, we have
to enable power before accessing irqchip registers.  And, after
the access is done, we should disable power.  This patch calls
pm_runtime_get_sync() in ->irq_unmask() and pm_runtime_put() in
->irq_mask() to make sure power is managed for the register access.

Fixes: 4730d2233311 ("irqchip/imx-irqsteer: Add runtime PM support")
Cc: Thomas Gleixner <tglx@linutronix.de>
Cc: Marc Zyngier <maz@kernel.org>
Cc: Shawn Guo <shawnguo@kernel.org>
Cc: Sascha Hauer <s.hauer@pengutronix.de>
Cc: Pengutronix Kernel Team <kernel@pengutronix.de>
Cc: Fabio Estevam <festevam@gmail.com>
Cc: NXP Linux Team <linux-imx@nxp.com>
Cc: Lucas Stach <l.stach@pengutronix.de>
Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
 drivers/irqchip/irq-imx-irqsteer.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/drivers/irqchip/irq-imx-irqsteer.c b/drivers/irqchip/irq-imx-irqsteer.c
index 96230a04ec23..a5eabe71e8ab 100644
--- a/drivers/irqchip/irq-imx-irqsteer.c
+++ b/drivers/irqchip/irq-imx-irqsteer.c
@@ -45,11 +45,14 @@ static int imx_irqsteer_get_reg_index(struct irqsteer_data *data,
 
 static void imx_irqsteer_irq_unmask(struct irq_data *d)
 {
+	struct device *dev = d->domain->dev;
 	struct irqsteer_data *data = d->chip_data;
 	int idx = imx_irqsteer_get_reg_index(data, d->hwirq);
 	unsigned long flags;
 	u32 val;
 
+	pm_runtime_get_sync(dev);
+
 	raw_spin_lock_irqsave(&data->lock, flags);
 	val = readl_relaxed(data->regs + CHANMASK(idx, data->reg_num));
 	val |= BIT(d->hwirq % 32);
@@ -59,6 +62,7 @@ static void imx_irqsteer_irq_unmask(struct irq_data *d)
 
 static void imx_irqsteer_irq_mask(struct irq_data *d)
 {
+	struct device *dev = d->domain->dev;
 	struct irqsteer_data *data = d->chip_data;
 	int idx = imx_irqsteer_get_reg_index(data, d->hwirq);
 	unsigned long flags;
@@ -69,6 +73,8 @@ static void imx_irqsteer_irq_mask(struct irq_data *d)
 	val &= ~BIT(d->hwirq % 32);
 	writel_relaxed(val, data->regs + CHANMASK(idx, data->reg_num));
 	raw_spin_unlock_irqrestore(&data->lock, flags);
+
+	pm_runtime_put(dev);
 }
 
 static const struct irq_chip imx_irqsteer_irq_chip = {
-- 
2.25.1