Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19;
Date:   Wed, 8 Jun 2022 15:07:09 +0300
From:   Abel Vesa <abel.vesa@nxp.com>
To:     Rob Herring <robh@kernel.org>
Cc:     Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        Shawn Guo <shawnguo@kernel.org>,
        Dong Aisheng <aisheng.dong@nxp.com>,
        NXP Linux Team <linux-imx@nxp.com>,
        devicetree@vger.kernel.org,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH 01/10] dt-bindings: arm: freescale: Switch fsl,scu to yaml
Message-ID: <YqCQ7e4Shtz0atDk@abelvesa>
References: <20220607105951.1821519-1-abel.vesa@nxp.com>
 <20220607105951.1821519-2-abel.vesa@nxp.com>
 <20220607162801.GA3370683-robh@kernel.org>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20220607162801.GA3370683-robh@kernel.org>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?IPIZA0UZcyjGbiyd1KjmGyEPcocQqWD/A9SM/+eP5HAJYwqFRYp++8R64tY7?=
 =?us-ascii?Q?ETabO4apD4XTOyvx3RaAqZ4gL7UOJVh4TUaiVlBoosrzNvulfdZ7/AxjpXzC?=
 =?us-ascii?Q?L01kNw3pncyrEb1SwkgKNGgjnAnmXuVPH9sfUYrM8xex4OUoindJxmz1lBFZ?=
 =?us-ascii?Q?8aj3QU2qj2mmaQTd79CXJPF+zEmio2nonqu+52S5z1BXyPNzlYLF9065B43Y?=
 =?us-ascii?Q?pZpTJ63+M7fbOhMBFd5uRrLACchyO5K8meDmEGGUCkt5nyi7ujwOrii8Lpn5?=
 =?us-ascii?Q?kU9WLgr5LuNYcxfdweVJMYRdLWD/ACxsVOFZUqQU+BSY7aqz6yJGIwIreZVC?=
 =?us-ascii?Q?CE+f91dl58WC1s46We4qKp6t4DbQNhp6OcacYJMxthspiY1Ac8xOcqUht4GB?=
 =?us-ascii?Q?1RS4PMJYqsGzkh4txnaDnJaw24J5o4Sfh/VtHpxJJZ/UZOk4LffQ608aDENk?=
 =?us-ascii?Q?BpJP5CAbEmPmc0V3ZvrQjm2zQrNrY2fHeZxzCr15nsp+p4lnorj6pNIDNUsA?=
 =?us-ascii?Q?BU9grW367oaZhjxgRTijX/fQesYToQLNB4A5FC7umIUYDx4xbHXoHch+NDoo?=
 =?us-ascii?Q?XbeLB6nTFnPW3S8K3HzdnSn5ht5H8bcTBna44jVw68TpV++athb3J/WVOEGj?=
 =?us-ascii?Q?8TLuGVIx0XYMJ88U46nWg+T16XoG87YKQQNj4tojncMjLluSQKx0zZm83rVn?=
 =?us-ascii?Q?71Si8phq3e+0OUusLLdX6GIdVpJHpXUB5cVQJwdoF/VO+O3SmYa8JbMooA/l?=
 =?us-ascii?Q?Fa1e9JV2RddP2tnG3/9ntCVK2IZmyneQdGo4t0isFinIf48pKZpT4PWAMFVo?=
 =?us-ascii?Q?/vsfdn2rT2zlntlXjGo9BFXkG7ElM6UcV6mMsHt4A9Nx7fx2FA4GoH2DCPew?=
 =?us-ascii?Q?qjVoEjwoOnzRVWea1N4LGatCSHvnnFiBznR+TTAOsXIIS937wMIZ8xyaRPAY?=
 =?us-ascii?Q?aH4JX6OC2rtJRThK8mwgq4ywMCjBnatxHR9P6adj+Qi8nOSBNpPudrAkUZ8C?=
 =?us-ascii?Q?eHZsMeGc5aNbhhBEyVA5WmjxK6gX/n2OJkYUCAv+jquMtLx/3zyPzd3IFMp6?=
 =?us-ascii?Q?siGc5Q2OzfYTY0fQD57zIczjRly2FreEboQALQZhkwk52tgZI3iRiJoLpSd6?=
 =?us-ascii?Q?9mfSse9B36/oRJ7N73LVw267AErAidu+ZS7wud8Jy8IRn4kZr+4+xcvZi9FE?=
 =?us-ascii?Q?1zZT9d6F3OkizKsEWtoPUkSjlnkpNimGAP2rSDCVf2oCVnij9kqfNFrlcGre?=
 =?us-ascii?Q?srZDOlgl7oF/wtQ10lAUGCpDH+vSgdCfBJIgfeh664/RaTtaRPDLUT5/KMmZ?=
 =?us-ascii?Q?n6BujzVltdWmGQa6nFo8S1ADwmhDoGeQEI9xZLLbfaq3IJVrzW7iqAdoRR0r?=
 =?us-ascii?Q?RZH6Q4U7oXjkCT+549RMN07OIYG1FLg1IV+smk0+7r5iOnRngYrz2gR+5/7L?=
 =?us-ascii?Q?NFIBpFsdLnkHKzzuTFYG4OgeehM0S9TIxqB5saSl1ousp0ArTu9Dk0ozEOwj?=
 =?us-ascii?Q?rPiLyAHUgWBmqBLkgyeR0WxsVWL2SB488vtz7BkH1r1ZxhDmg2rgZAXy5dLE?=
 =?us-ascii?Q?FQDlqxKg2ak3N5MLShu2XXChFi3JJgatQ83wiNgYSdNxMseoEaDE2CSAKDlQ?=
 =?us-ascii?Q?LeHyX6w5UuKCY2C8fsNdfGI73UFrnpSyA7HMwgCgnA3ygtgtQS8Lzf2G6UIU?=
 =?us-ascii?Q?WixKXdilJftTo3qWxZOUgsqO+L9AsIyLFzrmh1gX1XCGpmWVKXV56xyeN3MV?=
 =?us-ascii?Q?W3xmYyV4oQ=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: e4515e5b-0dcb-4af9-5f1c-08da49476b11
X-MS-Exchange-CrossTenant-AuthSource: VI1PR04MB4688.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Jun 2022 12:07:11.9308
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Xo4UYlrkQ+g3ODdNzo6O8Uv+FlY2ISkFAE37nxQyMNNIvsjZf3tGzbj8jgFd/ebIeWp1k5C4vNOcSk/+SUHmcw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR04MB9275
X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	MAILING_LIST_MULTI,RDNS_NONE,SPF_HELO_NONE,T_SCC_BODY_TEXT_LINE
	autolearn=no autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
	lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 22-06-07 10:28:01, Rob Herring wrote:
> On Tue, Jun 07, 2022 at 01:59:42PM +0300, Abel Vesa wrote:
> > This patch actually addds the fsl,scu.yaml which is only for the
> > main SCU node. The child nodes schemas will be split in different
> > yaml files. The old txt file will be removed only after all the
> > child nodes have been properly switch to yaml.
> >
> > Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
> > ---
> >  .../bindings/arm/freescale/fsl,scu.yaml       | 185 ++++++++++++++++++
> >  1 file changed, 185 insertions(+)
> >  create mode 100644 Documentation/devicetree/bindings/arm/freescale/fsl,scu.yaml
>
> Looks like an MFD, move to bindings/mfd/. Likewise for all the child
> nodes, move them to appropriate provider directories.
>

Actually, I think the fsl,scu.yaml makes more sense to be moved to
bindings/firmware.

As for the rest, I'll move them in their appropriate provider directories.

> >
> > diff --git a/Documentation/devicetree/bindings/arm/freescale/fsl,scu.yaml b/Documentation/devicetree/bindings/arm/freescale/fsl,scu.yaml
> > new file mode 100644
> > index 000000000000..56728cfaa2e4
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/arm/freescale/fsl,scu.yaml
> > @@ -0,0 +1,185 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/arm/freescale/fsl,scu.yaml
> > +$schema: http://devicetree.org/meta-schemas/core.yaml
> > +
> > +title: NXP i.MX System Controller Firmware (SCFW)
> > +
> > +maintainers:
> > +  - Shawn Guo <shawnguo@kernel.org>
> > +
> > +
> > +description: System Controller Device Node
> > +  The System Controller Firmware (SCFW) is a low-level system function
> > +  which runs on a dedicated Cortex-M core to provide power, clock, and
> > +  resource management. It exists on some i.MX8 processors. e.g. i.MX8QM
> > +  (QM, QP), and i.MX8QX (QXP, DX).
> > +  The AP communicates with the SC using a multi-ported MU module found
> > +  in the LSIO subsystem. The current definition of this MU module provides
> > +  5 remote AP connections to the SC to support up to 5 execution environments
> > +  (TZ, HV, standard Linux, etc.). The SC side of this MU module interfaces
> > +  with the LSIO DSC IP bus. The SC firmware will communicate with this MU
> > +  using the MSI bus.
> > +  Each mu which supports general interrupt should have an alias correctly
> > +  numbered in "aliases" node.
> > +  e.g.
> > +  aliases {
> > +         mu1 = &lsio_mu1;
> > +  };
> > +
> > +properties:
> > +  $nodename:
> > +    const: 'scu'
>
> blank line between each DT property. Here and throughout the series.
>
> > +  compatible:
> > +    const: fsl,imx-scu
> > +  clock-controller:
> > +    description: |
> > +      Clock controller node that provides the clocks controlled by the SCU
> > +  imx8qx-pd:
>
> power-controller:
>
> > +    description: |
> > +      Power domains controller node that provides the power domains
> > +      controlled by the SCU
> > +  imx8qx-ocotp:
> > +    description: |
> > +      OCOTP controller node provided by the SCU
> > +  iomuxc:
>
> pinctrl:
>
> > +    description: |
> > +      IOMUX controller provided by the SCU
> > +  pinctrl:
> > +    description: |
> > +      Pin controller provided by the SCU
> > +  scu-key:
>
> keys:
>
> > +    description: |
> > +      Keys provided by the SCU
> > +  thermal-sensor:
> > +    description: |
> > +      Thermal sensor provided by the SCU
> > +  rtc:
> > +    description: |
> > +      RTC controller provided by the SCU
> > +  watchdog:
> > +    description: |
> > +      Watchdog controller provided by the SCU
> > +  mbox-names:
>
> Sort properties before child nodes.
>
> > +    description:
> > +      include "gip3" if want to support general MU interrupt.
> > +    minItems: 1
> > +    maxItems: 10
> > +  mboxes:
> > +    description: |
> > +      List of phandle of 4 MU channels for tx, 4 MU channels for
> > +      rx, and 1 optional MU channel for general interrupt.
> > +      All MU channels must be in the same MU instance.
> > +      Cross instances are not allowed. The MU instance can only
> > +      be one of LSIO MU0~M4 for imx8qxp and imx8qm. Users need
> > +      to make sure use the one which is not conflict with other
> > +      execution environments. e.g. ATF.
> > +      Note:
> > +      Channel 0 must be "tx0" or "rx0".
> > +      Channel 1 must be "tx1" or "rx1".
> > +      Channel 2 must be "tx2" or "rx2".
> > +      Channel 3 must be "tx3" or "rx3".
> > +      General interrupt rx channel must be "gip3".
> > +      e.g.
> > +      mboxes = <&lsio_mu1 0 0
> > +              &lsio_mu1 0 1
> > +              &lsio_mu1 0 2
> > +              &lsio_mu1 0 3
> > +              &lsio_mu1 1 0
> > +              &lsio_mu1 1 1
> > +              &lsio_mu1 1 2
> > +              &lsio_mu1 1 3
> > +              &lsio_mu1 3 3>;
> > +      See Documentation/devicetree/bindings/mailbox/fsl,mu.yaml
> > +      for detailed mailbox binding.
>
> The specific mailbox provider is technically outside the scope of this
> binding.
>
> > +    minItems: 1
> > +    maxItems: 10
> > +
> > +additionalProperties: false
> > +
> > +required:
> > +  - compatible
> > +  - mbox-names
> > +  - mboxes
> > +
> > +examples:
> > +  - |
> > +    #include <dt-bindings/firmware/imx/rsrc.h>
> > +    #include <dt-bindings/input/input.h>
> > +    #include <dt-bindings/pinctrl/pads-imx8qxp.h>
> > +
> > +    aliases {
> > +           mu1 = &lsio_mu1;
>
> Not a standard alias. Drop.
>
> > +    };
> > +    lsio_mu1: mailbox@5d1c0000 {
> > +           reg = <0x5d1c0000 0x10000>;
> > +           #mbox-cells = <2>;
> > +    };
>
> No need to show providers in examples.
>
> > +    firmware {
> > +           scu {
> > +                   compatible = "fsl,imx-scu";
> > +                   mbox-names = "tx0", "tx1", "tx2", "tx3",
> > +                                "rx0", "rx1", "rx2", "rx3",
> > +                                "gip3";
> > +                   mboxes = <&lsio_mu1 0 0
> > +                            &lsio_mu1 0 1
> > +                            &lsio_mu1 0 2
> > +                            &lsio_mu1 0 3
> > +                            &lsio_mu1 1 0
> > +                            &lsio_mu1 1 1
> > +                            &lsio_mu1 1 2
> > +                            &lsio_mu1 1 3
> > +                            &lsio_mu1 3 3>;
> > +                   clock-controller {
> > +                            compatible = "fsl,imx8qxp-clk", "fsl,scu-clk";
> > +                            #clock-cells = <2>;
> > +                   };
> > +                   iomuxc {
> > +                            compatible = "fsl,imx8qxp-iomuxc";
> > +
> > +                            pinctrl_lpuart0: lpuart0grp {
> > +                                   fsl,pins = <
> > +                                           IMX8QXP_UART0_RX_ADMA_UART0_RX   0x06000020
> > +                                           IMX8QXP_UART0_TX_ADMA_UART0_TX   0x06000020
> > +                                   >;
> > +                            };
> > +                   };
> > +                   imx8qx-ocotp {
> > +                            compatible = "fsl,imx8qxp-scu-ocotp";
> > +                            #address-cells = <1>;
> > +                            #size-cells = <1>;
> > +
> > +                            fec_mac0: mac@2c4 {
> > +                                   reg = <0x2c4 6>;
> > +                            };
> > +                   };
> > +                   pd: imx8qx-pd {
> > +                            compatible = "fsl,imx8qxp-scu-pd", "fsl,scu-pd";
> > +                            #power-domain-cells = <1>;
> > +                   };
> > +                   rtc {
> > +                            compatible = "fsl,imx8qxp-sc-rtc";
> > +                   };
> > +                   scu-key {
> > +                            compatible = "fsl,imx8qxp-sc-key", "fsl,imx-sc-key";
> > +                            linux,keycodes = <KEY_POWER>;
> > +                   };
> > +                   watchdog {
> > +                            compatible = "fsl,imx8qxp-sc-wdt", "fsl,imx-sc-wdt";
> > +                            timeout-sec = <60>;
> > +                   };
> > +                   thermal-sensor {
> > +                            compatible = "fsl,imx8qxp-sc-thermal", "fsl,imx-sc-thermal";
> > +                            #thermal-sensor-cells = <1>;
> > +                   };
> > +            };
> > +    };
>
> > +    serial@5a060000 {
> > +            reg = <0x5a060000 0x1000>;
> > +            pinctrl-names = "default";
> > +            pinctrl-0 = <&pinctrl_lpuart0>;
> > +            clocks = <&uart0_clk IMX_SC_R_UART_0 IMX_SC_PM_CLK_PER>;
> > +            clock-names = "ipg";
> > +            power-domains = <&pd IMX_SC_R_UART_0>;
> > +    };
>
> Drop this too.
>
> > --
> > 2.34.3
> >
> >