Received: by 2002:a5d:9c59:0:0:0:0:0 with SMTP id 25csp2656709iof; Wed, 8 Jun 2022 09:18:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJym/o6oOvz+X8V7mziznrPnPk85qi4Mncns/O4yrc+rPi3WGGqAqSHyXTft/M24Ng8SkBl3 X-Received: by 2002:a65:64d9:0:b0:3fc:5285:5d63 with SMTP id t25-20020a6564d9000000b003fc52855d63mr30486168pgv.456.1654705131421; Wed, 08 Jun 2022 09:18:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654705131; cv=none; d=google.com; s=arc-20160816; b=eMo/hXydDVERelEkEhSm1zOXXGSKjZcfXMKX2eNhjSdegV85L40btKso3iN+VpCIZn cdBfnJ03z1mwhW36aDhnu+XWg6gRP7eJBjjwlS+joBcR+KR5nt1/rok9p/SmznVTX3QA rIfR/1B8OKS2PszOuXd2kTTfDIrxO408HWQJm2dPX11rP1oM/GTDHaA3zNC22fFCALNC x1griZ03L8+2DCwUk5LORNWT09fkxz38J7Le+M8wOQUwh0UWCY8l4EQ2kcnnkfbbw5b6 1vnCYp1n8+lgcGBZiKyYxN01N229RNI9QBvL7VxZsiUlagMvoqVHtOY9L487iJ3iyYm2 ajDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:to:content-language:subject:user-agent:mime-version:date :message-id:dkim-signature; bh=G7XPwSlw7yLTJGvclYygWOa2H63d4BmmJTlAzCLxvRE=; b=0pT2t3rP5Lf1Oi4dLek/jw4T2+z8S6g8hL1Yxk8yRv0Lh+1Uvunfik1rv3cqfPQSvx GAW0s007RTzE/HcruPmx3OBms14O7C8xN/UI6aL+C12zqfqm8+6uWjHK2PQOn5CsuL9Y ooWCFGYKgd5FtS6S5BSUm1WgYp8FFW69m8BNKlb7abRVW7P+M9DcpZlFz5fXT8CduzP2 zQbCAFAuvAdcZyb9GmKSsJ0FPm2ezt1koftVcNpzKrTL7S9orM1lTM1kn0l0lXTa4rMk QEjltQSg5FMk5l5ZeuL8cCiehr+YKjOol5MCc5ctDwQS9PH5S0JOuAV6okIzrJbOYehS Vrmg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=oKkqBnP3; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net. [23.128.96.19]) by mx.google.com with ESMTPS id u19-20020a056a00099300b0051b5eb6a121si18872715pfg.359.2022.06.08.09.18.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jun 2022 09:18:51 -0700 (PDT) Received-SPF: softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) client-ip=23.128.96.19; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=oKkqBnP3; spf=softfail (google.com: domain of transitioning linux-kernel-owner@vger.kernel.org does not designate 23.128.96.19 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 5F82D1F98E4; Wed, 8 Jun 2022 08:51:50 -0700 (PDT) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244627AbiFHPvj (ORCPT + 99 others); Wed, 8 Jun 2022 11:51:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55596 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239819AbiFHPvZ (ORCPT ); Wed, 8 Jun 2022 11:51:25 -0400 Received: from mga04.intel.com (mga04.intel.com [192.55.52.120]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0689112FB05; Wed, 8 Jun 2022 08:51:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1654703484; x=1686239484; h=message-id:date:mime-version:subject:to:references:from: in-reply-to:content-transfer-encoding; bh=J9gVhWmRkrARQ+vF0CS/Zkh9G25iczH9M7T6+0LTHwA=; b=oKkqBnP3wjW1YvdNq/BfTlcA49KaEjexypqPxpr8AlkXwOhTht/ORCAU r2HuKsa5O8bQ4hyd0/Ji9pZW5SSNrdAbapXqVCgk4rXJ5VlliTPG2Es/k +4gj+3IupNB+aXglY05Al13tojFQjRSfnlN6Fp47iiracc8hj0xeFsu8G yTVxboIMvUDP9Ps/HKgLqjglSpsjc6/SPoy/lvspUtIhOL9n28qq4CzpU aGIVZ4wakLcyaqxVaGgjMxJ+YdfhzCgZogmccesD1/tUc5dTtcxa62Vzq sSdHriM4/EYuEtBnSzwd9zzm6tjUcvxiOuYSC5sfvg4EruTrLgUiAsGqD A==; X-IronPort-AV: E=McAfee;i="6400,9594,10372"; a="275706633" X-IronPort-AV: E=Sophos;i="5.91,286,1647327600"; d="scan'208";a="275706633" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Jun 2022 08:51:21 -0700 X-IronPort-AV: E=Sophos;i="5.91,286,1647327600"; d="scan'208";a="609715710" Received: from pandeyvi-mobl1.amr.corp.intel.com (HELO [10.213.185.165]) ([10.213.185.165]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 08 Jun 2022 08:51:19 -0700 Message-ID: <90a49c5c-7433-cec4-cb86-1424209a54e4@linux.intel.com> Date: Wed, 8 Jun 2022 10:39:21 -0500 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Firefox/91.0 Thunderbird/91.9.1 Subject: Re: [PATCH v3 1/2] soundwire: qcom: Add flag for software clock gating check Content-Language: en-US To: Srinivasa Rao Mandadapu , agross@kernel.org, bjorn.andersson@linaro.org, lgirdwood@gmail.com, broonie@kernel.org, robh+dt@kernel.org, quic_plai@quicinc.com, bgoswami@quicinc.com, perex@perex.cz, tiwai@suse.com, srinivas.kandagatla@linaro.org, quic_rohkumar@quicinc.com, linux-arm-msm@vger.kernel.org, alsa-devel@alsa-project.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, swboyd@chromium.org, judyhsiao@chromium.org, vkoul@kernel.org References: <1654696929-20205-1-git-send-email-quic_srivasam@quicinc.com> <1654696929-20205-2-git-send-email-quic_srivasam@quicinc.com> From: Pierre-Louis Bossart In-Reply-To: <1654696929-20205-2-git-send-email-quic_srivasam@quicinc.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-4.2 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,NICE_REPLY_A,RDNS_NONE,SPF_HELO_NONE, T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 6/8/22 09:02, Srinivasa Rao Mandadapu wrote: > Add flag in qcom_swrm_data private data structure for validating > software colck gating control requirement. typo: clock > > Signed-off-by: Srinivasa Rao Mandadapu > Reviewed-by: Srinivas Kandagatla > --- > drivers/soundwire/qcom.c | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/drivers/soundwire/qcom.c b/drivers/soundwire/qcom.c > index a3fccf0..38c3bf5 100644 > --- a/drivers/soundwire/qcom.c > +++ b/drivers/soundwire/qcom.c > @@ -181,6 +181,7 @@ struct qcom_swrm_ctrl { > struct qcom_swrm_data { > u32 default_cols; > u32 default_rows; > + bool sw_clk_gate_required; I would have used a different split between patches, where the flag and functionality is introduced, and a second patch where this flag would be set for a specific platform. > }; > > static const struct qcom_swrm_data swrm_v1_3_data = {