Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Liu Ying <victor.liu@nxp.com>
To:     dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-media@vger.kernel.org
Cc:     andrzej.hajda@intel.com, narmstrong@baylibre.com,
        robert.foss@linaro.org, Laurent.pinchart@ideasonboard.com,
        jonas@kwiboo.se, jernej.skrabec@gmail.com, airlied@linux.ie,
        daniel@ffwll.ch, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org,
        s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com,
        linux-imx@nxp.com, lee.jones@linaro.org, mchehab@kernel.org,
        marcel.ziswiler@toradex.com, Rob Herring <robh@kernel.org>
Subject: [PATCH v8 03/14] dt-bindings: display: bridge: Add i.MX8qm/qxp pixel combiner binding
Date:   Thu,  9 Jun 2022 14:49:20 +0800
Message-Id: <20220609064931.3068601-4-victor.liu@nxp.com>
In-Reply-To: <20220609064931.3068601-1-victor.liu@nxp.com>
References: <20220609064931.3068601-1-victor.liu@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?QpGcd9h+RG2OAvdiO/tkG1HElduOEyOL3YmtfW87d9Ln83J/AovgB+TdEeOg?=
 =?us-ascii?Q?xy9tOZNaSYBbrZ9h07geAl6yCA4k9x9pv94pkZ7cauteP5ShmLJvcPFze6zE?=
 =?us-ascii?Q?ZZ+re2blmQjI8lsPKpEr9sx61JjFGghUAeSjbkH+It0TawcXu6NRXmxGKCFR?=
 =?us-ascii?Q?5tlZHJjFw1zY5lFwLoChho+I7tjlGJXEsvOizg/YFTg4/3hVoP/0wZYQ4C0T?=
 =?us-ascii?Q?+pZK7NPc6fP9YAhG1mAvxFB/pbjKgRVTBtnT3bs42C4C4SQiha3gC3QYjyP2?=
 =?us-ascii?Q?UC+68dIZV5IR0M2JUas550V1P/2JOj8Hhc/jmiNQ6AcSejVaMKhYV49iSQ35?=
 =?us-ascii?Q?cWwTn9v8sIphx9YkoRMkEhy91B6EhFBvwdghQTlbgVuGJR4LdFf7z0bhRVgq?=
 =?us-ascii?Q?Se49kNcefjdodi7HKEJr8L/vzr4hJoo3XCedqsZsoXFiQ9q0wRVGHOMCLeuG?=
 =?us-ascii?Q?P2rKYyRxPeMnIasUzG1KZt62pPzobBxIUcjbh1RmwhqmE0qzuHTYok9lY6P9?=
 =?us-ascii?Q?5THyj/WatZkMwNmyYv+oY6WL97GJGxuJ1xQConwJfvBioh08e1o8ubctQVkr?=
 =?us-ascii?Q?H0x3CoCvcZEU/ImAa6PiuF/SEuwzeNgdIGeET/VChlVhft6F3lyzUXZsDGXv?=
 =?us-ascii?Q?OrlMZVtzENXxTupYXZKsB8fiC+zKccfLf9HGIXChfAbD0MsCaeHdIWcrrYFW?=
 =?us-ascii?Q?P65HJ4p4R3t6eDPxY8RR+dp48XJ6nDqsJVcNBjlwEdsZXxRjzXqD81qMWPDN?=
 =?us-ascii?Q?CwzQjI2z3tWyivEqyfGdMcDxGBauH3duNGZpzck8Vhh3GxEWP0Q5uy0yqlul?=
 =?us-ascii?Q?+TCWY07udwcS2ff39CURMGCU/S4dNbGftxW4ollQAQRVY9Z0MfqgQC272PSc?=
 =?us-ascii?Q?3Is7hpHOcn0Yv+1jQ5ZHT8LXxwL9uzOvXejswf040fTRYVIm8M2lEMdZN1eq?=
 =?us-ascii?Q?ni5GgoS8mQnwtQIdD6PkknaLwuKQMWIa+6PS356bjBc46/NzIMdWqCwZxFqD?=
 =?us-ascii?Q?PcsaF91cTItiu33X02hwqsuArVY2jk4czTTBKcdOuoDJZkSACXpfEr+FaPA3?=
 =?us-ascii?Q?d2eWM8ESV/2tnb1VmtvzepdaGqrPFAx/sOpeBFrzmTpP5x46mz2FXAFKfXAp?=
 =?us-ascii?Q?/MWGTWH4aygxJD9KgGnPAutUmf2Izlgh/9efPBfRbXhdq35uMPFsupq/mNRa?=
 =?us-ascii?Q?dCDW859h9iIjr8SdT10Fk5ZDfd6wfqDBg/6/5cQtFXQB5uxugr2UItnTX8YH?=
 =?us-ascii?Q?YTh5JTqaBCJQuIxbm9mwwq6fsdMTl0SuwJaK27Lh5I/56UCULjAl40qLNY+X?=
 =?us-ascii?Q?UBp+cQtqTqyCB5AFsrDTnvuq1VgCxoNXyNTulhxoOaWcsYOn4zTEfNb1MuXG?=
 =?us-ascii?Q?FyCOhCfUB2Nv1YKpPw3igEMzKFntCl7cQVXzCX8OeC4t9aU4oD0zCClbluPl?=
 =?us-ascii?Q?86HhOYd+df4c7bhOo9bXy881mDiPAoSYgh8QPH3/OAUF10if1ZrAStagC+bC?=
 =?us-ascii?Q?CCdGvPUSnLLVmSbYUMXlWZmcp7O6y5IZlNvSPJcnnWQBFUN1UrRKmbf6t79L?=
 =?us-ascii?Q?lXIgRpl8I8QuEiFbKFrhvzUVVEBxMAFN8P40xOb50WK4vTYhs5PYIHNMQIWV?=
 =?us-ascii?Q?rR4vbRDBR0tgF6LtYsGqem/K8ScWmjrHeq5wPx9OHuR4AYll1+P1UymksCZB?=
 =?us-ascii?Q?HWdO/SZStfCcgu3UGwcO6p6mbbxxeYxvBuQA6I3OEJnI0ILc+MZ98zWu9TGU?=
 =?us-ascii?Q?cCijzd4vXA=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: dee1d790-f178-424c-68ed-08da49e40d19
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Jun 2022 06:48:24.9673
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: zoFg3yWInpqzcXwVvF1NEdETQIgbNaIN0b8mRTGl5TP0+XFnGwCjzFsnxyNFG8eLAZM58FpBcmzJsQjOZxn4pw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0402MB3518
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,
        URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This patch adds bindings for i.MX8qm/qxp pixel combiner.

Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
v7->v8:
* No change.

v6->v7:
* No change.

v5->v6:
* No change.

v4->v5:
* No change.

v3->v4:
* No change.

v2->v3:
* Add Rob's R-b tag.

v1->v2:
* Use graph schema. (Laurent)
* Use enum instead of oneOf + const for the reg property of pixel combiner
  channels. (Rob)

 .../bridge/fsl,imx8qxp-pixel-combiner.yaml    | 144 ++++++++++++++++++
 1 file changed, 144 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-pixel-combiner.yaml

diff --git a/Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-pixel-combiner.yaml b/Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-pixel-combiner.yaml
new file mode 100644
index 000000000000..50bae2122183
--- /dev/null
+++ b/Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-pixel-combiner.yaml
@@ -0,0 +1,144 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/bridge/fsl,imx8qxp-pixel-combiner.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Freescale i.MX8qm/qxp Pixel Combiner
+
+maintainers:
+  - Liu Ying <victor.liu@nxp.com>
+
+description: |
+  The Freescale i.MX8qm/qxp Pixel Combiner takes two output streams from a
+  single display controller and manipulates the two streams to support a number
+  of modes(bypass, pixel combine, YUV444 to YUV422, split_RGB) configured as
+  either one screen, two screens, or virtual screens.  The pixel combiner is
+  also responsible for generating some of the control signals for the pixel link
+  output channel.
+
+properties:
+  compatible:
+    enum:
+      - fsl,imx8qm-pixel-combiner
+      - fsl,imx8qxp-pixel-combiner
+
+  "#address-cells":
+    const: 1
+
+  "#size-cells":
+    const: 0
+
+  reg:
+    maxItems: 1
+
+  clocks:
+    maxItems: 1
+
+  clock-names:
+    const: apb
+
+  power-domains:
+    maxItems: 1
+
+patternProperties:
+  "^channel@[0-1]$":
+    type: object
+    description: Represents a display stream of pixel combiner.
+
+    properties:
+      "#address-cells":
+        const: 1
+
+      "#size-cells":
+        const: 0
+
+      reg:
+        description: The display stream index.
+        enum: [ 0, 1 ]
+
+      port@0:
+        $ref: /schemas/graph.yaml#/properties/port
+        description: Input endpoint of the display stream.
+
+      port@1:
+        $ref: /schemas/graph.yaml#/properties/port
+        description: Output endpoint of the display stream.
+
+    required:
+      - "#address-cells"
+      - "#size-cells"
+      - reg
+      - port@0
+      - port@1
+
+    additionalProperties: false
+
+required:
+  - compatible
+  - "#address-cells"
+  - "#size-cells"
+  - reg
+  - clocks
+  - clock-names
+  - power-domains
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/clock/imx8-lpcg.h>
+    #include <dt-bindings/firmware/imx/rsrc.h>
+    pixel-combiner@56020000 {
+        compatible = "fsl,imx8qxp-pixel-combiner";
+        #address-cells = <1>;
+        #size-cells = <0>;
+        reg = <0x56020000 0x10000>;
+        clocks = <&dc0_pixel_combiner_lpcg IMX_LPCG_CLK_4>;
+        clock-names = "apb";
+        power-domains = <&pd IMX_SC_R_DC_0>;
+
+        channel@0 {
+            #address-cells = <1>;
+            #size-cells = <0>;
+            reg = <0>;
+
+            port@0 {
+                reg = <0>;
+
+                dc0_pixel_combiner_ch0_dc0_dpu_disp0: endpoint {
+                    remote-endpoint = <&dc0_dpu_disp0_dc0_pixel_combiner_ch0>;
+                };
+            };
+
+            port@1 {
+                reg = <1>;
+
+                dc0_pixel_combiner_ch0_dc0_pixel_link0: endpoint {
+                    remote-endpoint = <&dc0_pixel_link0_dc0_pixel_combiner_ch0>;
+                };
+            };
+        };
+
+        channel@1 {
+            #address-cells = <1>;
+            #size-cells = <0>;
+            reg = <1>;
+
+            port@0 {
+                reg = <0>;
+
+                dc0_pixel_combiner_ch1_dc0_dpu_disp1: endpoint {
+                    remote-endpoint = <&dc0_dpu_disp1_dc0_pixel_combiner_ch1>;
+                };
+            };
+
+            port@1 {
+                reg = <1>;
+
+                dc0_pixel_combiner_ch1_dc0_pixel_link1: endpoint {
+                    remote-endpoint = <&dc0_pixel_link1_dc0_pixel_combiner_ch1>;
+                };
+            };
+        };
+    };
-- 
2.25.1