Received: by 2002:a5d:925a:0:0:0:0:0 with SMTP id e26csp236702iol; Thu, 9 Jun 2022 02:55:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJy1HBgjAcTb1cQ8cLXnDRWz1iY0VVkhWcfYTmC5lYSalGJ9jCrhJ/LED1OQVmep51u3s4s5 X-Received: by 2002:a17:906:ced1:b0:710:f654:87ef with SMTP id si17-20020a170906ced100b00710f65487efmr24455231ejb.194.1654768511610; Thu, 09 Jun 2022 02:55:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654768511; cv=none; d=google.com; s=arc-20160816; b=MEM+NEOUY1/O8wjEjr/AIwH6KmqWEu8X3E0VtUBi5TMRJZ79be4hBfQijkT7IC1Gnc KgT2EjBTcXWlZRXgj/FoCQVDBu4wjCHe0PhOlCVBrjihzn1gm/LzeYlDD4a2r72aDBdF AIEAvDmUuffzNPjGeL7xJZnrb3mVdHUl2ljHlY5M4DtNTrAA5xMhViQn3eEo5EvTKZGw 2u4dQfW+7mY54i4Bcm1ZiY6DamdxQabsRd/YA4On46gJ01JmOZINW0WMpd+5pWnCGtDW i/nT4ZMp0CnvZ3borhoVbfdDuYhoJknh3bwQkIxV6stT1MiK1l1rvN6Yc/iDTFTQU7Dc 8Cgg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:to:from:dkim-signature; bh=aOr1mc2wtnN7xTcQeWM7ExQn22NUQL8aCOuv/gBNDzY=; b=WTGca6Z1RhH3Ks4HajOP3d8SAVZspotT4kJRKzz2ix7fAjP7yaJ/VuhdiRU/P6jBVV plEvxm2VqjX4t6ki5c3TfLyXLZ6Ki4cGx0ey3sXstsi2gtRGEjIMrQQuzKk/Afp09WIc aB84Pu18pv++3A7Dk/F5JFBx1ZCnVQc8DpmpfqJsxW6+1RxY+eBJADVB9fM325q5W0Yo nRpRM5wSuW7fXGSnKyTkEHJ1FWwctOFhV1eShnVVpO9VVnVFjMVI481QlnXgTEEsv/cB H31iVwduNZlHfdoU2uZp55eWRPkk7rLOce+RN5kqD/6RL8/U+qMF91xQRpcsjTyaiciU sWMg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=aOAZA9mG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id l21-20020a056402125500b0042ab8831e95si2901652edw.165.2022.06.09.02.54.46; Thu, 09 Jun 2022 02:55:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=aOAZA9mG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234554AbiFIJ3w (ORCPT + 99 others); Thu, 9 Jun 2022 05:29:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50518 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229771AbiFIJ3t (ORCPT ); Thu, 9 Jun 2022 05:29:49 -0400 Received: from mail-ej1-x629.google.com (mail-ej1-x629.google.com [IPv6:2a00:1450:4864:20::629]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 53C4B261CEA for ; Thu, 9 Jun 2022 02:29:45 -0700 (PDT) Received: by mail-ej1-x629.google.com with SMTP id q1so46302375ejz.9 for ; Thu, 09 Jun 2022 02:29:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=aOr1mc2wtnN7xTcQeWM7ExQn22NUQL8aCOuv/gBNDzY=; b=aOAZA9mGho/tE9GqsaBwMvglSG1rbyg61yle0SdiC32XBneHHZZ8pci0HrAbVNH6fK tytjEgjhYW/SxHb9tZjeEYjOSi1gYN+kyFTpqgXRW6CuOzDtKd7kvD8ognsTPc9vJfEq zE21LFFLRjDYrUZQ9mbBZqfcH0aDjddQygb5uy6I0kLb6K53Vj1bC3Yi9DRT3gaP2YWY bW9QnVPd6IAabIqh4nXy/2AAkYa7nhW5Y1AdU0iscZOu1TATDN024gtLps2GAHUx/xqu 5wP0rrnjpZCQ1x4cWSj/9MWRXYEjit7JVnTvK2+ZUZm622PgOW2mpX8gWPPzGxFhjt1e sb3A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=aOr1mc2wtnN7xTcQeWM7ExQn22NUQL8aCOuv/gBNDzY=; b=T1axtgKZYFxl4pfppY5XLAI+shLY9tiMo9TebZEBKcghaohYmAnTILmlBI+bwlirKy Z5KZnw/7k1OhqNpchsEdsIPv5jp7nK45AzGxuLKGN6jy2MzXlf/uqoVyLKmRV19OuivK pXpZJt0kVLDBtl1r/n0SI/nyh74zkea+e+ZFh8XthaJS+CNZ/OvMVBZ444IKnPMA5Xi8 /CzSOstVk9+aRve+OMTQY2iJzBrmPcIC3hhkuDlKW3/IRePWh0Z6wyGJZIpxTLg8x9IF l+nEeibaHbRNrltxaa+n7zTNPQVeumvulO/c/Ft6gmMdznwnA6G3kwoeG0pdv7Smetuy A4ww== X-Gm-Message-State: AOAM5336/cjPx6d0v0jTb9163nbj6Es40KFvARfZSwRMJ3NIpQfNNAci pXf3eTV5jElPLPx1YKpLIKb/Ig== X-Received: by 2002:a17:906:a45a:b0:711:d546:478f with SMTP id cb26-20020a170906a45a00b00711d546478fmr16034268ejb.741.1654766983825; Thu, 09 Jun 2022 02:29:43 -0700 (PDT) Received: from prec5560.. ([176.74.57.19]) by smtp.gmail.com with ESMTPSA id l9-20020a50cbc9000000b0042ab87ea713sm8653417edi.22.2022.06.09.02.29.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 09 Jun 2022 02:29:43 -0700 (PDT) From: Robert Foss To: agross@kernel.org, bjorn.andersson@linaro.org, mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, krzk+dt@kernel.org, robert.foss@linaro.org, jonathan@marek.ca, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Dmitry Baryshkov , Konrad Dybcio Subject: [PATCH v5 0/6] SM8350 Display/GPU clock enablement Date: Thu, 9 Jun 2022 11:29:34 +0200 Message-Id: <20220609092940.304740-1-robert.foss@linaro.org> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Changes since v2 - Dropped "clk: Introduce CLK_ASSUME_ENABLED_WHEN_UNUSED" - Dropped "clk: qcom: sm8250-dispcc: Flag shared RCGs as assumed enable" - Dropped "clk: qcom: rcg2: Cache rate changes for parked RCGs" Changes sinsce v3: - Dropped RBs & SoBs for bigger changes - Changed author to me for patches with big changes Robert Foss (6): arm64: dts: qcom: sm8350: Replace integers with rpmpd defines clk: qcom: add support for SM8350 GPUCC dt-bindings: clock: Add Qcom SM8350 GPUCC bindings clk: qcom: add support for SM8350 DISPCC dt-bindings: clock: Add Qcom SM8350 DISPCC bindings arm64: dts: qcom: sm8350: Add DISPCC node .../bindings/clock/qcom,dispcc-sm8350.yaml | 104 ++ .../bindings/clock/qcom,dispcc-sm8x50.yaml | 4 +- .../bindings/clock/qcom,gpucc-sm8350.yaml | 72 + arch/arm64/boot/dts/qcom/sm8350.dtsi | 41 +- drivers/clk/qcom/Kconfig | 17 + drivers/clk/qcom/Makefile | 2 + drivers/clk/qcom/dispcc-sm8350.c | 1330 +++++++++++++++++ drivers/clk/qcom/gpucc-sm8350.c | 637 ++++++++ .../dt-bindings/clock/qcom,dispcc-sm8350.h | 1 + include/dt-bindings/clock/qcom,gpucc-sm8350.h | 52 + 10 files changed, 2250 insertions(+), 10 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/qcom,dispcc-sm8350.yaml create mode 100644 Documentation/devicetree/bindings/clock/qcom,gpucc-sm8350.yaml create mode 100644 drivers/clk/qcom/dispcc-sm8350.c create mode 100644 drivers/clk/qcom/gpucc-sm8350.c create mode 120000 include/dt-bindings/clock/qcom,dispcc-sm8350.h create mode 100644 include/dt-bindings/clock/qcom,gpucc-sm8350.h -- 2.34.1