Received: by 2002:a5d:925a:0:0:0:0:0 with SMTP id e26csp531263iol; Thu, 9 Jun 2022 08:31:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzBIU1RAPwnFNVYxVLa3d/wK7H2INWNfIaubLCEKP5bJUEiS3p00ZKpUvGfCoHyQCjggBJQ X-Received: by 2002:a05:6402:b09:b0:42d:bd80:11ac with SMTP id bm9-20020a0564020b0900b0042dbd8011acmr46366862edb.244.1654788683152; Thu, 09 Jun 2022 08:31:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654788683; cv=none; d=google.com; s=arc-20160816; b=CD5aFEU8vQJGQQwIsLWrlqBqAPLVKjdieSaZy8Cyn8s38XUvlMOjqOluc5QkfCakU/ szR6JlXaJ7JCm5sjooYUeH1sp7/k1mCX4c7OOsfgLgwyIXIXH+xqJ3SJhmtMZWobLAMf hSyJyNtKzriWZbHHT38qsvhFV6bQ8pvhlfStxXMYrp/7MV8xxixT9RjZYG6jvBwyg13T oCFC771wkE94Yn3OCla0ArcCOA974+yfJVOVfOJ4mXtFyHvD5IAkIKJDu7A4AA9R3UKK QvWcBBkXkDucKQeOrKXpQ9SZnl+ufGeHsyS7VSprG/fnzhJqQLwwLwWT+1yp8ucIs21y 0b5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=EOKZDmx/LlRyCqYcjwchHtZMgmEeyrzrBTiLTGJw53s=; b=uUQiK7Mi8PdtTNZHIxrWgHNIjv3iA00qdsdiumU7k+YLO/sbr3/9QFir1HHHznAvG8 8oKHNm+O588m+N9pI6D/XQxG5FdnCtDuZI9SyZXod+HjiT+/8wie/r2tvsbT7zoTvazV XPlKwCbSAn2eXydGMXwH6zjxMOFBTuYVL7z9x2Eddq6PkBzlr9ZfK6jpPAQiJHXpjfAH MQGFB1APLJd7AsPemkJQ5SChbJh2L3cM9JQ7iotS4bsyoKH0JGAxs2SQ0Ez5zX+3L+FR DHtCBOWT7cwqGLvGxOvZa+8aIUs9Tryc5IiPuXVqLGDilZYAy+/uBSosGyrVG4DwCgsU teGA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jHkOPcHM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id qf27-20020a1709077f1b00b006feb0e0856dsi18271013ejc.653.2022.06.09.08.30.54; Thu, 09 Jun 2022 08:31:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=jHkOPcHM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S244034AbiFIOxH (ORCPT + 99 others); Thu, 9 Jun 2022 10:53:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50374 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S244194AbiFIOxE (ORCPT ); Thu, 9 Jun 2022 10:53:04 -0400 Received: from mga02.intel.com (mga02.intel.com [134.134.136.20]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F2FD1215A41; Thu, 9 Jun 2022 07:53:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1654786383; x=1686322383; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=mn2Cr8DIhiNhRLh4xSARUHT+l+VRr4DXagQL9+DBZPM=; b=jHkOPcHMP3zc+EHGcUB5Jzzg6732kVPW1LXT/zVU9OVoKALPEPaNAVzC laKTaJp8ogaDsciJLRzwBazxL+vbNL+BY5q8nrgj0e0p4MbI+EZONiMFK +Kgwj/bD08maN3HpOjPvxT3scTUxDFBmm7D6PdaWbFK3+lcLjk0xcqliH NeljJJNxRLFsdqwIMZnKhJkEOYsRkT/Bf7WCeEmZcYoyN4miiwOhEaio+ 4U3o3YiHy2imH2P43qElIfTlM+Gq2zcOQqOINfL8k5avs/NCOsedARQjG yizUdZ1YABAh6G8l4QUvx3spOqwedJOtsuCV5lQHWZ9q6MmyySw9r3qUu Q==; X-IronPort-AV: E=McAfee;i="6400,9594,10373"; a="266084143" X-IronPort-AV: E=Sophos;i="5.91,287,1647327600"; d="scan'208";a="266084143" Received: from fmsmga006.fm.intel.com ([10.253.24.20]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Jun 2022 07:53:00 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.91,287,1647327600"; d="scan'208";a="827633576" Received: from zxingrtx.sh.intel.com ([10.239.159.110]) by fmsmga006.fm.intel.com with ESMTP; 09 Jun 2022 07:52:56 -0700 From: zhengjun.xing@linux.intel.com To: acme@kernel.org, peterz@infradead.org, mingo@redhat.com, alexander.shishkin@intel.com, jolsa@redhat.com Cc: linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, irogers@google.com, adrian.hunter@intel.com, ak@linux.intel.com, kan.liang@linux.intel.com, zhengjun.xing@linux.intel.com Subject: [PATCH v2 2/5] perf evsel: Add arch_evsel__hw_name() Date: Thu, 9 Jun 2022 22:53:11 +0800 Message-Id: <20220609145314.2064632-3-zhengjun.xing@linux.intel.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220609145314.2064632-1-zhengjun.xing@linux.intel.com> References: <20220609145314.2064632-1-zhengjun.xing@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-5.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kan Liang The commit 55bcf6ef314a ("perf: Extend PERF_TYPE_HARDWARE and PERF_TYPE_HW_CACHE") extends the two types to become PMU aware types for a hybrid system. However, current evsel__hw_name doesn't take the PMU type into account. It mistakenly returns the "unknown-hardware" for the hardware event with a specific PMU type. Add an Arch specific arch_evsel__hw_name() to specially handle the PMU aware hardware event. Currently, the extend PERF_TYPE_HARDWARE and PERF_TYPE_HW_CACHE is only supported by X86. Only implement the specific arch_evsel__hw_name() for X86 in the patch. Nothing is changed for the other Archs. Signed-off-by: Kan Liang Signed-off-by: Zhengjun Xing --- Change log: v2: * no change since v1. tools/perf/arch/x86/util/evsel.c | 20 ++++++++++++++++++++ tools/perf/util/evsel.c | 7 ++++++- tools/perf/util/evsel.h | 1 + 3 files changed, 27 insertions(+), 1 deletion(-) diff --git a/tools/perf/arch/x86/util/evsel.c b/tools/perf/arch/x86/util/evsel.c index 3501399cef35..f6feb61d98a0 100644 --- a/tools/perf/arch/x86/util/evsel.c +++ b/tools/perf/arch/x86/util/evsel.c @@ -61,3 +61,23 @@ bool arch_evsel__must_be_in_group(const struct evsel *evsel) (strcasestr(evsel->name, "slots") || strcasestr(evsel->name, "topdown")); } + +int arch_evsel__hw_name(struct evsel *evsel, char *bf, size_t size) +{ + u64 event = evsel->core.attr.config & PERF_HW_EVENT_MASK; + u64 pmu = evsel->core.attr.config >> PERF_PMU_TYPE_SHIFT; + const char *event_name; + + if (event < PERF_COUNT_HW_MAX && evsel__hw_names[event]) + event_name = evsel__hw_names[event]; + else + event_name = "unknown-hardware"; + + /* The PMU type is not required for the non-hybrid platform. */ + if (!pmu) + return scnprintf(bf, size, "%s", event_name); + + return scnprintf(bf, size, "%s/%s/", + evsel->pmu_name ? evsel->pmu_name : "cpu", + event_name); +} diff --git a/tools/perf/util/evsel.c b/tools/perf/util/evsel.c index ce499c5da8d7..782be377208f 100644 --- a/tools/perf/util/evsel.c +++ b/tools/perf/util/evsel.c @@ -593,9 +593,14 @@ static int evsel__add_modifiers(struct evsel *evsel, char *bf, size_t size) return r; } +int __weak arch_evsel__hw_name(struct evsel *evsel, char *bf, size_t size) +{ + return scnprintf(bf, size, "%s", __evsel__hw_name(evsel->core.attr.config)); +} + static int evsel__hw_name(struct evsel *evsel, char *bf, size_t size) { - int r = scnprintf(bf, size, "%s", __evsel__hw_name(evsel->core.attr.config)); + int r = arch_evsel__hw_name(evsel, bf, size); return r + evsel__add_modifiers(evsel, bf + r, size - r); } diff --git a/tools/perf/util/evsel.h b/tools/perf/util/evsel.h index 73ea48e94079..8dd3f04a5bdb 100644 --- a/tools/perf/util/evsel.h +++ b/tools/perf/util/evsel.h @@ -271,6 +271,7 @@ extern const char *const evsel__hw_names[PERF_COUNT_HW_MAX]; extern const char *const evsel__sw_names[PERF_COUNT_SW_MAX]; extern char *evsel__bpf_counter_events; bool evsel__match_bpf_counter_events(const char *name); +int arch_evsel__hw_name(struct evsel *evsel, char *bf, size_t size); int __evsel__hw_cache_type_op_res_name(u8 type, u8 op, u8 result, char *bf, size_t size); const char *evsel__name(struct evsel *evsel); -- 2.25.1