Received: by 2002:a5d:925a:0:0:0:0:0 with SMTP id e26csp625278iol; Thu, 9 Jun 2022 10:20:48 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyRtxeS7xK5Kr0nvibgJ7iLM13Ye7PSzaakIGYTyhKkxkuK5PfQwO5u1qmwR23mUdgNo+zi X-Received: by 2002:a17:90b:4cca:b0:1e8:70ed:1a4a with SMTP id nd10-20020a17090b4cca00b001e870ed1a4amr4327739pjb.243.1654795248242; Thu, 09 Jun 2022 10:20:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654795248; cv=none; d=google.com; s=arc-20160816; b=0J0AmHYAAWvTv+pkr9ygBGJ8NxDTATFQYusO+7n+utDtsQO3UMbDk08nZrRlVVnnM1 2hTHzuVEhpY89Hr29tKNRRNrjpCaWSiNEN5RUeJB1H7/xN/Bq3r/hafjPYMw6AXxU18n Xai4VlCEf2CR84Ypx7loh01psHlv4PzGZCOsrI7RqQem3Rkli1EjKdAX5+T7mmnk+ng7 9vB7VRg4HM3Uu6DY+UISqPuTOO6YIUlToLJUHocVqbEsjJVX2b0psSefB6pqqe7Bf/7w hi7DQ5y+5k5C03BQcuRJOjzq+EDV7EjMh22EB+2JJGPfra8PeYWKjazq7rlNBjknY8jT kaHQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=AyctHdx5ic41iiv6bacgkvRNkNQXHSvvLv/tMJJxBYM=; b=nu7E1hnhLrRR+yo1BLuCzLlXcfmhZobXesUSxOWyf+hrxM5vNKQaokVACk/fqnJe41 7CQqH39b//5BrgbNcq3Jvf2TyaKU9XekbQB2V1/2cdB3/iJUIiiRjyoMpBCemprHHvqd vq6bFCG6ATdRpI0M8pjI0qZ/KtMsSHT0/mMnOoHzIs361L6/mspMiy1WakyxVxr2ZJwg 571iUv9kKxzEkSUHymx5Yxc2J0Mexydd6AzxvQVGrigj26AWcgJXTOdQlKLoJ89p1Atu 6Yl8fraQ/an9VrpBy6D41efniwnWv61NF1bgpB7Dqp1klKYnrvNQQNc+gxlXVqH55Pgd L+5w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=oG4Uvv4F; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id p67-20020a625b46000000b0051ba765f335si30217377pfb.235.2022.06.09.10.20.33; Thu, 09 Jun 2022 10:20:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=oG4Uvv4F; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1344605AbiFIPoh (ORCPT + 99 others); Thu, 9 Jun 2022 11:44:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54772 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344606AbiFIPod (ORCPT ); Thu, 9 Jun 2022 11:44:33 -0400 Received: from alexa-out-sd-02.qualcomm.com (alexa-out-sd-02.qualcomm.com [199.106.114.39]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 41956129EE6; Thu, 9 Jun 2022 08:44:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1654789471; x=1686325471; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=AyctHdx5ic41iiv6bacgkvRNkNQXHSvvLv/tMJJxBYM=; b=oG4Uvv4FXNXk9SVkVN3+9rNbOBsWeS/BrLTGbS/u+Xi/dgZWj4+0UDL0 my8rNTDTZeyWpUcVhy5u6rE39posj5MvYRQY5dxRpPD+5HN2LVT7CxQMc DV3h/9uuH4YUQY0kRRwnF6+js4w5rDLXL0FCBmnbuNENB8LY37N8komXI A=; Received: from unknown (HELO ironmsg05-sd.qualcomm.com) ([10.53.140.145]) by alexa-out-sd-02.qualcomm.com with ESMTP; 09 Jun 2022 08:44:28 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg05-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Jun 2022 08:44:28 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Thu, 9 Jun 2022 08:44:27 -0700 Received: from [10.216.42.89] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Thu, 9 Jun 2022 08:44:20 -0700 Message-ID: Date: Thu, 9 Jun 2022 21:14:16 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.3.2 Subject: Re: [PATCH] drm/msm: Grab the GPU runtime in a6xx routines, not the GMU one Content-Language: en-US To: Douglas Anderson , Rob Clark , Jordan Crouse CC: Abhinav Kumar , Bjorn Andersson , Chia-I Wu , Dan Carpenter , Daniel Vetter , David Airlie , Dmitry Baryshkov , "Eric Anholt" , Jonathan Marek , Sean Paul , Wang Qing , Yangtao Li , , , , References: <20220609073317.1.Ie846c5352bc307ee4248d7cab998ab3016b85d06@changeid> From: Akhil P Oommen In-Reply-To: <20220609073317.1.Ie846c5352bc307ee4248d7cab998ab3016b85d06@changeid> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-5.6 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 6/9/2022 8:03 PM, Douglas Anderson wrote: > >From testing on sc7180-trogdor devices, reading the GMU registers ">"  ?? > needs the GMU clocks to be enabled. Those clocks get turned on in > a6xx_gmu_resume(). Confusingly enough, that function is called as a > result of the runtime_pm of the GPU "struct device", not the GMU > "struct device". > > Let's grab a reference to the correct device. Incidentally, this makes > us match the a5xx routine more closely. > > This is easily shown to fix crashes that happen if we change the GPU's > pm_runtime usage to not use autosuspend. It's also believed to fix > some long tail GPU crashes even with autosuspend. > > NOTE: the crashes I've seen were fixed by _only_ fixing > a6xx_gpu_busy(). However, I believe that the same arguments should be > made to a6xx_gmu_set_freq() so I've changed that function too. > > Fixes: eadf79286a4b ("drm/msm: Check for powered down HW in the devfreq callbacks") > Signed-off-by: Douglas Anderson > --- > > drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 6 +++--- > drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 4 ++-- > 2 files changed, 5 insertions(+), 5 deletions(-) > > diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c b/drivers/gpu/drm/msm/adreno/a6xx_gmu.c > index 9f76f5b15759..b79ad2e0649c 100644 > --- a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c > +++ b/drivers/gpu/drm/msm/adreno/a6xx_gmu.c > @@ -129,13 +129,13 @@ void a6xx_gmu_set_freq(struct msm_gpu *gpu, struct dev_pm_opp *opp) > * This can get called from devfreq while the hardware is idle. Don't > * bring up the power if it isn't already active > */ > - if (pm_runtime_get_if_in_use(gmu->dev) == 0) > + if (pm_runtime_get_if_in_use(&gpu->pdev->dev) == 0) Wouldn't we return early here when this fn is called from a6xx_gmu_set_initial_freq()? -Akhil. > return; > > if (!gmu->legacy) { > a6xx_hfi_set_freq(gmu, perf_index); > dev_pm_opp_set_opp(&gpu->pdev->dev, opp); > - pm_runtime_put(gmu->dev); > + pm_runtime_put(&gpu->pdev->dev); > return; > } > > @@ -159,7 +159,7 @@ void a6xx_gmu_set_freq(struct msm_gpu *gpu, struct dev_pm_opp *opp) > dev_err(gmu->dev, "GMU set GPU frequency error: %d\n", ret); > > dev_pm_opp_set_opp(&gpu->pdev->dev, opp); > - pm_runtime_put(gmu->dev); > + pm_runtime_put(&gpu->pdev->dev); > } > > unsigned long a6xx_gmu_get_freq(struct msm_gpu *gpu) > diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > index 841e47a0b06b..87568d0b6ef8 100644 > --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > @@ -1659,7 +1659,7 @@ static u64 a6xx_gpu_busy(struct msm_gpu *gpu, unsigned long *out_sample_rate) > *out_sample_rate = 19200000; > > /* Only read the gpu busy if the hardware is already active */ > - if (pm_runtime_get_if_in_use(a6xx_gpu->gmu.dev) == 0) > + if (pm_runtime_get_if_in_use(&gpu->pdev->dev) == 0) > return 0; > > busy_cycles = gmu_read64(&a6xx_gpu->gmu, > @@ -1667,7 +1667,7 @@ static u64 a6xx_gpu_busy(struct msm_gpu *gpu, unsigned long *out_sample_rate) > REG_A6XX_GMU_CX_GMU_POWER_COUNTER_XOCLK_0_H); > > > - pm_runtime_put(a6xx_gpu->gmu.dev); > + pm_runtime_put(&gpu->pdev->dev); > > return busy_cycles; > }