Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <401cc508e528dca9bdb14ca723e4bb818a738b29.camel@nxp.com>
Subject: Re: [PATCH v8 03/14] dt-bindings: display: bridge: Add i.MX8qm/qxp
 pixel combiner binding
From:   Liu Ying <victor.liu@nxp.com>
To:     Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Cc:     dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-media@vger.kernel.org, andrzej.hajda@intel.com,
        narmstrong@baylibre.com, robert.foss@linaro.org, jonas@kwiboo.se,
        jernej.skrabec@gmail.com, airlied@linux.ie, daniel@ffwll.ch,
        robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
        shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com, lee.jones@linaro.org,
        mchehab@kernel.org, marcel.ziswiler@toradex.com,
        Rob Herring <robh@kernel.org>
Date:   Fri, 10 Jun 2022 10:00:23 +0800
In-Reply-To: <YqGuK9g0g2XsJV+x@pendragon.ideasonboard.com>
References: <20220609064931.3068601-1-victor.liu@nxp.com>
         <20220609064931.3068601-4-victor.liu@nxp.com>
         <YqGuK9g0g2XsJV+x@pendragon.ideasonboard.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?utf-8?B?TkRoZG1tRUlvaHk0M1dVZVhQa3hBR0tiMURrV3U1NER2eFlCOEltdUhpYXdv?=
 =?utf-8?B?N3BxaHNQRHExejNmWEZqVS82ZWpJMG9PSW1QeXdLNE9wR3pYNmM2Mm5mbXBw?=
 =?utf-8?B?OHMyamQvU3phR1VhektnZU9DVkZsSWpjZzdpdSt4T1FKZytEOWZxQVkyWkk4?=
 =?utf-8?B?bVYxNlArUUJqTHlBcGcrSzlKZGNYcU1meitDNEZYRi9BUFBnNDlHZEx1ekVa?=
 =?utf-8?B?TC9tYkRpaXVDbVVhN0lzN0lyS3Z1b2ZzZG4zSm1YL3RRMk5IdXp5UXZOd3Ro?=
 =?utf-8?B?SzdZTGRicE5LeThUbk0weGNJTEdMNUNvSnd1WnlOY0d4TG9IVjZERHhxUnNR?=
 =?utf-8?B?ZkV5d1FmVnNIRElOdm1WUzNMM1hxL3QwRU9YODlpbGNOTXhkTThLS05JWFlH?=
 =?utf-8?B?aERUM2QrUEQ5ZktiUmVYRnBBU0xDRkxMZ0J3YkFLUkFQbnBSWGdZbDFtY0t6?=
 =?utf-8?B?bmlLNzQ2bmhGR2hEV2ZMOFN5YTZKNWo3WU9GTjF0NmJSM29XbjlBTllEUzBY?=
 =?utf-8?B?a1ZjVXpmRG8rM1ovc3pWT2VHWVVHNXBQanlnNUZ5bFVCK1ROMWNVbnlTZFov?=
 =?utf-8?B?SGJ1bHFPSFJsTkx3RFY1MTd3SUkydnhBZE9vOXlWM3Vsd2w3TjVhVjN5Z1FP?=
 =?utf-8?B?b0dJL04xWkNacDMvMEs0VHdWV0NMN0pLK2xaMWp3L2RBbXljR2cvTENjdmxJ?=
 =?utf-8?B?L2cwMkZtNWdIMnFqdGU1azc1RXJ0ampwNk0vM25aMVJlUUl5dHBUUFdENk11?=
 =?utf-8?B?blpuUEhVYUJvY25GWVNGWmRIUUpET0N6NWV4MnBWeEZtUGRyZW9iOTljdDUr?=
 =?utf-8?B?ZDB1WW9kd29vTlkvbHAxMWFTWGVaaHIvS0J3WFNmWnJYNkRaMnFQWXpjdXNw?=
 =?utf-8?B?L0hZZVB5RUgwYjBrMkIyUkkvT1pFNjkyUzZBazlaWFJQWWtPWUhkbng5Qlhr?=
 =?utf-8?B?NkcyWHdTdTVGSFRhYmdyZjBsZXJyUmo5TW5UT0srRnZMOW92bjU5aFlsUzl6?=
 =?utf-8?B?ZiswRG4xdEV0V2I4bGdLbHhSVjk2T1dSOC9Qd3ZTZWQybXlOQmhCZ2k0YmlP?=
 =?utf-8?B?SUhZYU1xZnpQc0FqRzVlang0bmhsNVhnL25qRTJpSTBTSHRVejZUSERiSjdT?=
 =?utf-8?B?b2l1L3pFZEN6RG91SldCRnFGMWhUeXlXZXZHbjRTaU1zemc5Sm95cCtzRmZl?=
 =?utf-8?B?cjFBYW1LR2FCeHBZODVLb3ZBT2YvTGZvRXNRemlzWlFMUXNlQ3g2a1piMzRt?=
 =?utf-8?B?ZUpwZHBiNEtzK0JHeUZvUGhjcDFzekZ5QmZDYWdhUGl0VjYzek9McFN3UVVa?=
 =?utf-8?B?aUx0NFVhQjhRWUI4TDF5c05YQ1RrMkMwSENWZUt6aFVpdTU1Vk1yWnNoNGNL?=
 =?utf-8?B?eWxjMjE4QmNsSVk4QzkzdjNIbjZsdWhTbVk4eU94Z2pMcUVTdXZjcXpMbDI2?=
 =?utf-8?B?UVYwTmxXRmpuK1lOdFFETC9qMWhmcjhrMi9zSkw0QjdZcDJSNXd3T2doc1E2?=
 =?utf-8?B?Mmsrb3VyOVBXU3hvQzZKZ1p0L0Y4dTNBYk02MlRZWFFjeG1lMU5lWndsOFFG?=
 =?utf-8?B?USs5ck1tWXVmejI5eFkxRUI4R2tETTgxb2k1MG9LejlVeThva0pOb3RJVWY1?=
 =?utf-8?B?QnJ1OGE3eGFJS1pXZlFQdWd4QlVRYnlaU0I5bHk4d1ZuVWxjbVg4K1VjWjE0?=
 =?utf-8?B?dkI3TVVRQlpOUk4yei9iQi80bEVmbDdNc011WGtCOVR0Wml2MkZvMW4yUjFh?=
 =?utf-8?B?S0hSUTZGVFJvMGJacmdCdFRjSnowYmFocFhNOGN2OTJENHZNYkdkM3h6RWw4?=
 =?utf-8?B?dkxlU01lR1IyTmxTamc3OGhnZ3dMWEJsYXIrM01wZWRIZUhNcXpFTlNuK3o0?=
 =?utf-8?B?ZEkvUjRROEVTQVFjbXJoSm8rUjVteDlmODJ4M25Cczlmd0lhY1RDL1l1RFdj?=
 =?utf-8?B?VkhHUEVrUDJ6SnR1TnZ5eE5SakRDdlBIelV3OWU5cW9OTCtlT2RNdG5Fb0Q2?=
 =?utf-8?B?NlI1M3MyUkp5MDFYcHlZWVBaYW1idjZlMDVXa2grL1ZZZGREWkxNYXpmRHhT?=
 =?utf-8?B?RjE4aEhSUzRzcHZOV21vK3FtUlJzdmlVanVyWm0wVVZuODR3U0FKaFF2ZWds?=
 =?utf-8?B?TnNvSGszV1VoS2xxa3N5bjZqZmxJUHpOUVhCMEh2L2VmM1VwWXoxc2tXMnA1?=
 =?utf-8?B?ZnN2emE2bTd0UCtadUp3MWdFNGhNM2NLYVhuSEJsWm1HY0tpVFp1b1hzNlA5?=
 =?utf-8?B?WlZTbXR4ZDJEcERBZG1HbWRWSGdCOHh2eTRGYzdNUnlXSDZyMUwxeDRxaS9o?=
 =?utf-8?B?VkJ3WGp4cnZyS2x2WklqVmRLTk9YUi8zdnUxMXQzVkhHYk1CSENEQT09?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 8f71bffe-c645-4fa1-8910-08da4a8504d8
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Jun 2022 02:00:40.1420
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: jgpqfdpzsy6Av6pnud2DhiqrKq+a4NoXGUIsIcXK28XM81HvNYdwWuroi9qCRfL34EEjfAjDsvVqtIl1OCSoGg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR0401MB2254
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,
        URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Laurent,

On Thu, 2022-06-09 at 11:24 +0300, Laurent Pinchart wrote:
> Hi Liu,
> 
> Thank you for the patch.

Thank you for the review.

> 
> On Thu, Jun 09, 2022 at 02:49:20PM +0800, Liu Ying wrote:
> > This patch adds bindings for i.MX8qm/qxp pixel combiner.
> > 
> > Reviewed-by: Rob Herring <robh@kernel.org>
> > Signed-off-by: Liu Ying <victor.liu@nxp.com>
> > ---
> > v7->v8:
> > * No change.
> > 
> > v6->v7:
> > * No change.
> > 
> > v5->v6:
> > * No change.
> > 
> > v4->v5:
> > * No change.
> > 
> > v3->v4:
> > * No change.
> > 
> > v2->v3:
> > * Add Rob's R-b tag.
> > 
> > v1->v2:
> > * Use graph schema. (Laurent)
> > * Use enum instead of oneOf + const for the reg property of pixel
> > combiner
> >   channels. (Rob)
> > 
> >  .../bridge/fsl,imx8qxp-pixel-combiner.yaml    | 144
> > ++++++++++++++++++
> >  1 file changed, 144 insertions(+)
> >  create mode 100644
> > Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-pixel-
> > combiner.yaml
> > 
> > diff --git
> > a/Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-
> > pixel-combiner.yaml
> > b/Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-
> > pixel-combiner.yaml
> > new file mode 100644
> > index 000000000000..50bae2122183
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/display/bridge/fsl,imx8qxp-
> > pixel-combiner.yaml
> > @@ -0,0 +1,144 @@
> > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: 
> > https://eur01.safelinks.protection.outlook.com/?url=http%3A%2F%2Fdevicetree.org%2Fschemas%2Fdisplay%2Fbridge%2Ffsl%2Cimx8qxp-pixel-combiner.yaml%23&amp;data=05%7C01%7Cvictor.liu%40nxp.com%7Ca94c4502ac5748e2357408da49f17304%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C637903598635803241%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3000%7C%7C%7C&amp;sdata=RIF8RJtIGU1gCGwSD%2FMsNx%2Bo7Kd9cxkInm310B1npq4%3D&amp;reserved=0
> > +$schema: 
> > https://eur01.safelinks.protection.outlook.com/?url=http%3A%2F%2Fdevicetree.org%2Fmeta-schemas%2Fcore.yaml%23&amp;data=05%7C01%7Cvictor.liu%40nxp.com%7Ca94c4502ac5748e2357408da49f17304%7C686ea1d3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C637903598635803241%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C3000%7C%7C%7C&amp;sdata=bQy5KKStqN17%2FnK8vGM%2F1nGhlkxdF%2FfYVDwGReWsbes%3D&amp;reserved=0
> > +
> > +title: Freescale i.MX8qm/qxp Pixel Combiner
> > +
> > +maintainers:
> > +  - Liu Ying <victor.liu@nxp.com>
> > +
> > +description: |
> > +  The Freescale i.MX8qm/qxp Pixel Combiner takes two output
> > streams from a
> > +  single display controller and manipulates the two streams to
> > support a number
> > +  of modes(bypass, pixel combine, YUV444 to YUV422, split_RGB)
> > configured as
> > +  either one screen, two screens, or virtual screens.  The pixel
> > combiner is
> > +  also responsible for generating some of the control signals for
> > the pixel link
> > +  output channel.
> > +
> > +properties:
> > +  compatible:
> > +    enum:
> > +      - fsl,imx8qm-pixel-combiner
> > +      - fsl,imx8qxp-pixel-combiner
> > +
> > +  "#address-cells":
> > +    const: 1
> > +
> > +  "#size-cells":
> > +    const: 0
> > +
> > +  reg:
> > +    maxItems: 1
> > +
> > +  clocks:
> > +    maxItems: 1
> > +
> > +  clock-names:
> > +    const: apb
> > +
> > +  power-domains:
> > +    maxItems: 1
> > +
> > +patternProperties:
> > +  "^channel@[0-1]$":
> > +    type: object
> > +    description: Represents a display stream of pixel combiner.
> > +
> > +    properties:
> > +      "#address-cells":
> > +        const: 1
> > +
> > +      "#size-cells":
> > +        const: 0
> > +
> > +      reg:
> > +        description: The display stream index.
> > +        enum: [ 0, 1 ]
> > +
> > +      port@0:
> > +        $ref: /schemas/graph.yaml#/properties/port
> > +        description: Input endpoint of the display stream.
> > +
> > +      port@1:
> > +        $ref: /schemas/graph.yaml#/properties/port
> > +        description: Output endpoint of the display stream.
> 
> When multiple ports are present, they are usually grouped in a
> "ports"
> node. Not doing say may work from a schema point of view but makes
> implementation of generic helpers more difficult. Unless Rob thinks
> "ports" is really not needed here, I'd add it.

graph.yaml mentions 'ports' node is optional and 'port' node can be a
direct property of a device.  So, it's legit to use 'port' node without
'ports' and Rob has already provided his R-b tag to this patch.

Regarding generic helper, the DPU KMS driver and the PXL2DPI
driver(patch 8/14) call of_graph_get_remote_port_parent() to find the
remote pixel combiner channel and ldb channel. So, it looks ok.

> 
> This comment applies to all bindings in this series.

Besides this pixel combiner binding, the ldb binding(patch 10/14) is
the only one this comment applies to.  The i.MX8qxp reference manual
mentions both ldb and pixel combiner support 2 channels. That's why the
bindings use 'channel' nodes to better reflect HW design. Using 'ports'
node in 'channel' node would bring more tabs for indentation, so I
prefer not to use it.

Regards,
Liu Ying

> 
> > +
> > +    required:
> > +      - "#address-cells"
> > +      - "#size-cells"
> > +      - reg
> > +      - port@0
> > +      - port@1
> > +
> > +    additionalProperties: false
> > +
> > +required:
> > +  - compatible
> > +  - "#address-cells"
> > +  - "#size-cells"
> > +  - reg
> > +  - clocks
> > +  - clock-names
> > +  - power-domains
> > +
> > +additionalProperties: false
> > +
> > +examples:
> > +  - |
> > +    #include <dt-bindings/clock/imx8-lpcg.h>
> > +    #include <dt-bindings/firmware/imx/rsrc.h>
> > +    pixel-combiner@56020000 {
> > +        compatible = "fsl,imx8qxp-pixel-combiner";
> > +        #address-cells = <1>;
> > +        #size-cells = <0>;
> > +        reg = <0x56020000 0x10000>;
> > +        clocks = <&dc0_pixel_combiner_lpcg IMX_LPCG_CLK_4>;
> > +        clock-names = "apb";
> > +        power-domains = <&pd IMX_SC_R_DC_0>;
> > +
> > +        channel@0 {
> > +            #address-cells = <1>;
> > +            #size-cells = <0>;
> > +            reg = <0>;
> > +
> > +            port@0 {
> > +                reg = <0>;
> > +
> > +                dc0_pixel_combiner_ch0_dc0_dpu_disp0: endpoint {
> > +                    remote-endpoint =
> > <&dc0_dpu_disp0_dc0_pixel_combiner_ch0>;
> > +                };
> > +            };
> > +
> > +            port@1 {
> > +                reg = <1>;
> > +
> > +                dc0_pixel_combiner_ch0_dc0_pixel_link0: endpoint {
> > +                    remote-endpoint =
> > <&dc0_pixel_link0_dc0_pixel_combiner_ch0>;
> > +                };
> > +            };
> > +        };
> > +
> > +        channel@1 {
> > +            #address-cells = <1>;
> > +            #size-cells = <0>;
> > +            reg = <1>;
> > +
> > +            port@0 {
> > +                reg = <0>;
> > +
> > +                dc0_pixel_combiner_ch1_dc0_dpu_disp1: endpoint {
> > +                    remote-endpoint =
> > <&dc0_dpu_disp1_dc0_pixel_combiner_ch1>;
> > +                };
> > +            };
> > +
> > +            port@1 {
> > +                reg = <1>;
> > +
> > +                dc0_pixel_combiner_ch1_dc0_pixel_link1: endpoint {
> > +                    remote-endpoint =
> > <&dc0_pixel_link1_dc0_pixel_combiner_ch1>;
> > +                };
> > +            };
> > +        };
> > +    };
> 
>