Received: by 2002:a5d:925a:0:0:0:0:0 with SMTP id e26csp1004211iol; Thu, 9 Jun 2022 20:24:13 -0700 (PDT) X-Google-Smtp-Source: ABdhPJySgGuiED/id4KWVaoNWznwejEWDybi94Hhmgg2HE/DnQNdMkYVujwcHKaruGXj3gUCnJjT X-Received: by 2002:a17:902:b58c:b0:163:920c:6164 with SMTP id a12-20020a170902b58c00b00163920c6164mr43888520pls.58.1654831453704; Thu, 09 Jun 2022 20:24:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654831453; cv=none; d=google.com; s=arc-20160816; b=z8znDhS+NNmluccWqA8QSkd2BAVoye/xPD/WQOdtzP6vJBovwJhPOy1Jbr4qIKSYnj jvwsR+ARRy+YNHdb6cr47+KTPZk5/2RBxyScBzDdYu8GK0YkzjaLl4wlo5Io+em2IHsk RE21BusEdaKSWvUKm8W3tDVW2jf5g9U86mNcmXmXQqtYVoIiHFptGQ+YjRf7C1KMkFty H57yxEzJuQqBUksBZvZjWRt2w6UKBBMHde5xIAbmj4JP9mDwC2qg6tM3XY7G7p0FaKy0 e+pV/NMtrLqV1OfgM8IqhuhCUhHKyPXoxRGDwCLWC+xoFVADcpD3gnsZR63cb5N+FyjA d0HA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=BLbE8QhjZ6mnfsr7WjjAB7LoDwCZE9rWJsCRHIsHsp8=; b=SYWs6taAeoI+nCPsJAi7ttQwpkNjAtjjVLb7Fes1nE+h0JP2GYNtnt21Vr2Gmz9CYS AXVanHUX/MbVeEypaPm1wy8rlhPGMTbmhjbdILB+/GR1dn2U16/bBuf1F1AtMG7HAbfq vXhR5npCMSwPeecbBNRHFfOWWRX2/bZAZUsghJ2lx6h7ShbwgqJAGGUivk6w2UhDStse 2ETYZ+qKts51t2IT0e92UZV1pxQrZ0VscNV4dr97+zBFouk7Vn81FdG9ttCXu3nPixE2 L03Co4Q5mM74Edc3UaM37FEBqaY6w8gIxsNOuFuIOOdZGS4zwl41A8mxwL1VNtychCBR 7hbg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Xhimmu5e; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mq10-20020a17090b380a00b001ea1d3854f0si1705557pjb.81.2022.06.09.20.23.58; Thu, 09 Jun 2022 20:24:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Xhimmu5e; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345847AbiFJCzI (ORCPT + 99 others); Thu, 9 Jun 2022 22:55:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50244 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242219AbiFJCzF (ORCPT ); Thu, 9 Jun 2022 22:55:05 -0400 Received: from mga12.intel.com (mga12.intel.com [192.55.52.136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9335849F34; Thu, 9 Jun 2022 19:55:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1654829704; x=1686365704; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=J7T9oTi1+gCh7W12rcI4H82ILOO2Ne7XZFAwIAhAFYA=; b=Xhimmu5eA02GtNvOC1/2F/a/7vRxGFCoUv+V0+sw3fgWOn0pmLbTZ0H1 NJs/J1hiGQehgDr9ht/p9Q3FG7aJnpkBdd4pYtCATE2QP+tbrJJ8A+7bF 0cUYqqD6M5L4Q48VC04krQR0dKAISD/jMAyZmabtNnF+d6Sbds0gqYK6B 2vV3WjxEl721T31tM2regoJx9uq2+fOblvnPDit6GVZm1WogvplePVsCB LA7DGUnO8MsgJJgT3ecDwlxG/ZVCW+bqBnyBtXRvEWcdUbuGxXeX4ZM3M Q4/V0/2Bftlu0pgn5m5xgNqJA+kWm4dRjA+iibWnk1j9chW9RoKNie58L Q==; X-IronPort-AV: E=McAfee;i="6400,9594,10373"; a="257318933" X-IronPort-AV: E=Sophos;i="5.91,288,1647327600"; d="scan'208";a="257318933" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Jun 2022 19:55:04 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.91,288,1647327600"; d="scan'208";a="566670336" Received: from zxingrtx.sh.intel.com ([10.239.159.110]) by orsmga002.jf.intel.com with ESMTP; 09 Jun 2022 19:55:01 -0700 From: zhengjun.xing@linux.intel.com To: acme@kernel.org, peterz@infradead.org, mingo@redhat.com, alexander.shishkin@intel.com, jolsa@kernel.org, namhyung@kernel.org Cc: linux-kernel@vger.kernel.org, linux-perf-users@vger.kernel.org, irogers@google.com, ak@linux.intel.com, kan.liang@linux.intel.com, zhengjun.xing@linux.intel.com Subject: [PATCH v3 1/5] perf stat: Revert "perf stat: Add default hybrid events" Date: Fri, 10 Jun 2022 10:54:45 +0800 Message-Id: <20220610025449.2089232-2-zhengjun.xing@linux.intel.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220610025449.2089232-1-zhengjun.xing@linux.intel.com> References: <20220610025449.2089232-1-zhengjun.xing@linux.intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-5.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_PASS, SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Kan Liang This reverts commit ac2dc29edd21 ("perf stat: Add default hybrid events"). Between this patch and the reverted patch, the commit 6c1912898ed2 ("perf parse-events: Rename parse_events_error functions") and the commit 07eafd4e053a ("perf parse-event: Add init and exit to parse_event_error") clean up the parse_events_error_*() codes. The related change is also reverted. The reverted patch is hard to be extended to support new default events, e.g., Topdown events, and the existing "--detailed" option on a hybrid platform. A new solution will be proposed in the following patch to enable the perf stat default on a hybrid platform. Signed-off-by: Kan Liang Signed-off-by: Zhengjun Xing --- Change log: v3: * no change since v1. tools/perf/builtin-stat.c | 30 ------------------------------ 1 file changed, 30 deletions(-) diff --git a/tools/perf/builtin-stat.c b/tools/perf/builtin-stat.c index 4ce87a8eb7d7..6ac79d95f3b5 100644 --- a/tools/perf/builtin-stat.c +++ b/tools/perf/builtin-stat.c @@ -1685,12 +1685,6 @@ static int add_default_attributes(void) { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_BRANCH_INSTRUCTIONS }, { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_BRANCH_MISSES }, -}; - struct perf_event_attr default_sw_attrs[] = { - { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_TASK_CLOCK }, - { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_CONTEXT_SWITCHES }, - { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_CPU_MIGRATIONS }, - { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_PAGE_FAULTS }, }; /* @@ -1947,30 +1941,6 @@ static int add_default_attributes(void) } if (!evsel_list->core.nr_entries) { - if (perf_pmu__has_hybrid()) { - struct parse_events_error errinfo; - const char *hybrid_str = "cycles,instructions,branches,branch-misses"; - - if (target__has_cpu(&target)) - default_sw_attrs[0].config = PERF_COUNT_SW_CPU_CLOCK; - - if (evlist__add_default_attrs(evsel_list, - default_sw_attrs) < 0) { - return -1; - } - - parse_events_error__init(&errinfo); - err = parse_events(evsel_list, hybrid_str, &errinfo); - if (err) { - fprintf(stderr, - "Cannot set up hybrid events %s: %d\n", - hybrid_str, err); - parse_events_error__print(&errinfo, hybrid_str); - } - parse_events_error__exit(&errinfo); - return err ? -1 : 0; - } - if (target__has_cpu(&target)) default_attrs0[0].config = PERF_COUNT_SW_CPU_CLOCK; -- 2.25.1