Received: by 2002:a5d:925a:0:0:0:0:0 with SMTP id e26csp1429676iol; Fri, 10 Jun 2022 07:22:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxpzIU37eJjbgEhekFpfBXRiICoRd7fhLDub/DDbE75dZohxoIgU0iZyKBPUOUdiox5Ku/E X-Received: by 2002:a05:6402:542:b0:42d:c7d6:4121 with SMTP id i2-20020a056402054200b0042dc7d64121mr50492145edx.302.1654870973610; Fri, 10 Jun 2022 07:22:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654870973; cv=none; d=google.com; s=arc-20160816; b=szRqTiVX+Jqq5WLP+oGaLAU6LAGne+MLdj/YMN4IwCngtgDm+ku/QIsJOiCStQtHyX eUkF+fwY0BalBR1gp5zONqWTHIBXU2gIRLl6YQC6q55yXXVPOsvZ1fYQE2nJqn/EDYcg R7aw47aJ7K0SOakbY4/t1ceUgh/ekUbX/plFREz3WrtFptxOkcE80ExwIoZkW5kh7iUj FwFmBW1+vSbUxsqfuOvXHPHCSYYqj6NJJQbzlSQdWzrJL3mgOs22mEgvCn1tYWOnqBnv 1NQA8hRPT51VxqOThEo6S/xzrjfJPl0EJ7k9jGZ5NdYONkfHyN8UWeeIsDKlEXUyxkYE cq3w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=H2Rfk6EsX/DNk2dY2H0TNC9rZFRh8YIYx3Ojrjcnchw=; b=TzS/QjFzaIFWLAkcQ7ZfqAqKmynRf7D4JWolMQWAx4KoAooUw7YBGCGUZkpkZcZEOv A9vckZi8P9Kttu/VgwdxYoVycLeNe4HIeTNiQId6dG12yHIqnxTr57zmyzKowCq4VYn9 cqHmyPLhiTh4LvGHp94qLJz7xd0XuvT843FtuHK5t9Pn04PIsxJ3a07f788LCLwe/WUH ATwAdh2v98iOJ69Dc6/+hVqWJHiJsG2JLj555GdVCcGfwpqQ4dFMaxHj4yXO1JnOaWLX j14mZkAbbVQP8JG0pv4+KvG6skBjXHr+t+GCNXtfRU2CeDWes0kE5C1gRbTIOlTXmonO FOBg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=MKWi9iwN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id eb10-20020a0564020d0a00b0042df0b16f19si27469131edb.319.2022.06.10.07.22.27; Fri, 10 Jun 2022 07:22:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=MKWi9iwN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234030AbiFJOAx (ORCPT + 99 others); Fri, 10 Jun 2022 10:00:53 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42096 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1347334AbiFJOAm (ORCPT ); Fri, 10 Jun 2022 10:00:42 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4B84E2941DB; Fri, 10 Jun 2022 07:00:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1654869641; x=1686405641; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=H2Rfk6EsX/DNk2dY2H0TNC9rZFRh8YIYx3Ojrjcnchw=; b=MKWi9iwNcdEdc+3FIQXCsLkquMRt4OsjdOiKxcuZA0I6znolhRLTnUPL ceO+SFexbi1Ckyc2nYV8cx0PIiK3wkF6DoZ5w3kjJf6SCnQjZh+wG20hR 5C46bIF0l6zRxkE+le04JXoqQqmtQ6ivZctfWh9Bmib7KZZLeW3+CFRCg A=; Received: from unknown (HELO ironmsg04-sd.qualcomm.com) ([10.53.140.144]) by alexa-out-sd-01.qualcomm.com with ESMTP; 10 Jun 2022 07:00:40 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg04-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Jun 2022 07:00:39 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Fri, 10 Jun 2022 07:00:39 -0700 Received: from [10.226.59.182] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Fri, 10 Jun 2022 07:00:38 -0700 Message-ID: <9a11394d-f7df-e549-8afb-0834f7d30202@quicinc.com> Date: Fri, 10 Jun 2022 08:00:37 -0600 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.6.0 Subject: Re: [PATCH] bus: mhi: Disable IRQs instead of freeing them during power down Content-Language: en-US To: Qiang Yu , , , CC: , , , References: <1654782215-70383-1-git-send-email-quic_qianyu@quicinc.com> <62d09e6f-9898-6233-dfd6-b5ba5d837571@quicinc.com> <9659ecb9-9727-a146-e286-d28d656483c3@quicinc.com> From: Jeffrey Hugo In-Reply-To: <9659ecb9-9727-a146-e286-d28d656483c3@quicinc.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-5.6 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 6/9/2022 9:21 PM, Qiang Yu wrote: > On 6/9/2022 9:54 PM, Jeffrey Hugo wrote: > >> On 6/9/2022 7:43 AM, Qiang Yu wrote: >>> EP tends to read MSI address/data once and cache them after BME is set. >>> So host should avoid changing MSI address/data after BME is set. >>> >>> In pci reset function, host invokes free_irq(), which also clears MSI >>> address/data in EP's PCIe config space. If the invalid address/data >>> are cached and used by EP, MSI triggered by EP wouldn't be received by >>> host, because an invalid MSI data is sent to an invalid MSI address. >>> >>> To fix this issue, after host runs request_irq() successfully during >>> mhi driver probe, let's invoke enable_irq()/disable_irq() instead of >>> request_irq()/free_irq() when we want to power on and power down MHI. >>> Meanwhile, Host should invoke free_irq() when mhi host driver is >>> removed. >> >> I don't think this works for hotplug, nor cases where there are >> multiple MHI devices on the system. >> >> The EP shouldn't be caching this information for multiple reasons. >> Masking the MSIs, disabling the MSIs, changing the address when the >> affinity changes, etc. >> >> It really feels like we are solving the problem in the wrong place. >> >> Right now, this gets a NACK from me. >> > After free_irq(), MSI is still enabled but MSI address and data are > cleared. So there is a chance that device initiates MSI using zero > address. How to fix this race conditions. On what system is MSI still enabled? I just removed the AIC100 controller on an random x86 system, and lspci is indicating MSIs are disabled - Capabilities: [50] MSI: Enable- Count=32/32 Maskable+ 64bit+ > Maybe EP should not cache MSI data and address. But I think this patch > is necessary and we will talk with EP POC. > >>> >>> Signed-off-by: Qiang Yu >>> --- >>>   drivers/bus/mhi/host/init.c        | 31 >>> +++++++++++++++++++++++++++++++ >>>   drivers/bus/mhi/host/pci_generic.c |  2 ++ >>>   drivers/bus/mhi/host/pm.c          |  4 ++-- >>>   3 files changed, 35 insertions(+), 2 deletions(-) >>> >>> diff --git a/drivers/bus/mhi/host/init.c b/drivers/bus/mhi/host/init.c >>> index cbb86b2..48cb093 100644 >>> --- a/drivers/bus/mhi/host/init.c >>> +++ b/drivers/bus/mhi/host/init.c >>> @@ -18,6 +18,7 @@ >>>   #include >>>   #include >>>   #include >>> +#include >> >> Should be in alphabetical order >> >>>   #include "internal.h" >>>     static DEFINE_IDA(mhi_controller_ida); >>> @@ -168,6 +169,22 @@ int mhi_init_irq_setup(struct mhi_controller >>> *mhi_cntrl) >>>       unsigned long irq_flags = IRQF_SHARED | IRQF_NO_SUSPEND; >>>       int i, ret; >>>   +    /* >>> +     * if irq[0] has action, it represents all MSI IRQs have been >>> +     * requested, so we just need to enable them. >>> +     */ >> >> This seems like an assumption about how the interrupts are allocated >> and assigned that may not hold true for all devices. > > All interrupts are allocated and assigned together in mhi_pci_get_irqs() > and mhi_init_irq_setup(). > > So I think if irq[0] has action, other irqs must be requested > successfully. If any other msi request fail, irq[0] should have been freed. > >>> +    if (irq_has_action(mhi_cntrl->irq[0])) { >>> +        enable_irq(mhi_cntrl->irq[0]); >>> + >>> +        for (i = 0; i < mhi_cntrl->total_ev_rings; i++, mhi_event++) { >>> +            if (mhi_event->offload_ev) >>> +                continue; >>> + >>> +            enable_irq(mhi_cntrl->irq[mhi_event->irq]); >>> +        } >>> +        return 0; >>> +    } >>> + >>>       /* if controller driver has set irq_flags, use it */ >>>       if (mhi_cntrl->irq_flags) >>>           irq_flags = mhi_cntrl->irq_flags; >>> @@ -179,6 +196,11 @@ int mhi_init_irq_setup(struct mhi_controller >>> *mhi_cntrl) >>>                      "bhi", mhi_cntrl); >>>       if (ret) >>>           return ret; >>> +    /* >>> +     * IRQ marked IRQF_SHARED isn't recommended to use IRQ_NOAUTOEN, >>> +     * so disable it explicitly. >>> +     */ >>> +    disable_irq(mhi_cntrl->irq[0]); >>>         for (i = 0; i < mhi_cntrl->total_ev_rings; i++, mhi_event++) { >>>           if (mhi_event->offload_ev) >>> @@ -200,6 +222,8 @@ int mhi_init_irq_setup(struct mhi_controller >>> *mhi_cntrl) >>>                   mhi_cntrl->irq[mhi_event->irq], i); >>>               goto error_request; >>>           } >>> + >>> +        disable_irq(mhi_cntrl->irq[mhi_event->irq]); >>>       } >>>         return 0; >>> @@ -1003,8 +1027,14 @@ int mhi_register_controller(struct >>> mhi_controller *mhi_cntrl, >>>         mhi_create_debugfs(mhi_cntrl); >>>   +    ret = mhi_init_irq_setup(mhi_cntrl); >>> +    if (ret) >>> +        goto error_setup_irq; >>> + >>>       return 0; >>>   +error_setup_irq: >>> +    mhi_destroy_debugfs(mhi_cntrl); >>>   err_release_dev: >>>       put_device(&mhi_dev->dev); >>>   err_ida_free: >>> @@ -1027,6 +1057,7 @@ void mhi_unregister_controller(struct >>> mhi_controller *mhi_cntrl) >>>       struct mhi_chan *mhi_chan = mhi_cntrl->mhi_chan; >>>       unsigned int i; >>>   +    mhi_deinit_free_irq(mhi_cntrl); >>>       mhi_destroy_debugfs(mhi_cntrl); >>>         destroy_workqueue(mhi_cntrl->hiprio_wq); >>> diff --git a/drivers/bus/mhi/host/pci_generic.c >>> b/drivers/bus/mhi/host/pci_generic.c >>> index 6fbc591..60020d0 100644 >>> --- a/drivers/bus/mhi/host/pci_generic.c >>> +++ b/drivers/bus/mhi/host/pci_generic.c >>> @@ -945,6 +945,8 @@ static void mhi_pci_remove(struct pci_dev *pdev) >>>         mhi_unregister_controller(mhi_cntrl); >>>       pci_disable_pcie_error_reporting(pdev); >>> + >>> +    pci_free_irq_vectors(pdev); >>>   } >>>     static void mhi_pci_shutdown(struct pci_dev *pdev) >>> diff --git a/drivers/bus/mhi/host/pm.c b/drivers/bus/mhi/host/pm.c >>> index dc2e8ff..190231c 100644 >>> --- a/drivers/bus/mhi/host/pm.c >>> +++ b/drivers/bus/mhi/host/pm.c >>> @@ -500,7 +500,7 @@ static void mhi_pm_disable_transition(struct >>> mhi_controller *mhi_cntrl) >>>       for (i = 0; i < mhi_cntrl->total_ev_rings; i++, mhi_event++) { >>>           if (mhi_event->offload_ev) >>>               continue; >>> -        free_irq(mhi_cntrl->irq[mhi_event->irq], mhi_event); >>> +        disable_irq(mhi_cntrl->irq[mhi_event->irq]); >>>           tasklet_kill(&mhi_event->task); >>>       } >>>   @@ -1182,7 +1182,7 @@ void mhi_power_down(struct mhi_controller >>> *mhi_cntrl, bool graceful) >>>       /* Wait for shutdown to complete */ >>>       flush_work(&mhi_cntrl->st_worker); >>>   -    free_irq(mhi_cntrl->irq[0], mhi_cntrl); >>> +    disable_irq(mhi_cntrl->irq[0]); >>>   } >>>   EXPORT_SYMBOL_GPL(mhi_power_down); >>