Received: by 2002:a5d:925a:0:0:0:0:0 with SMTP id e26csp1773273iol; Fri, 10 Jun 2022 14:52:45 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx0w6sqzvKeQ3IcL1AedORoMtBVYdVaS2HNt6/bzufP3ovkmCByTlBhvVftNQ4SWHeI1Bct X-Received: by 2002:a05:6402:1d50:b0:431:6f91:d4a5 with SMTP id dz16-20020a0564021d5000b004316f91d4a5mr28758689edb.80.1654897964901; Fri, 10 Jun 2022 14:52:44 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1654897964; cv=none; d=google.com; s=arc-20160816; b=HzH3sF3QZWLw+wLXLLOT3KI3hOJK7PAQkDtGE8iR0aaZzF6qq1IybqRLy6fePsSJjv 9oKXb/ken0kBN8Pyjg0YMdtHIeFIcZd/GC3ccG7+VX8vxJ6JKSZDZtNQXp6cyTy3SfSQ k+VzgR3e3Bdtl6QILddBiK/djR1sCONP/Gx7K+2Ullh+7iaAKyuIY6tSozFQluW7TRIH /qObtD9GvypB52v0eMuvmSNAbzEFOkP6vrFcjjCJk2QRsTcjZJ1M85ndVMgW16vHKwJG xyZzIdUSEjnY4diiItwClNu6DzlcdoNKVQAknhbDL+X3/ZLpbyjtmoNjdwWuOj8p2la6 0xzA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=xRQZt55jc84jtcFq9gmr+pgADKkK0yWY96eoj6stn0w=; b=vQRHkJ4D+hpSnQnY9EoOak5ZzuhqnH4t/7E38HF6c/8JAU7AqC0tyNPeD4SssNr+ld lHB+cIt6a33PmD7rtWRevpyMyfPqevNXh5D4Ri2Xw5VYe3qwZKVXOsN3SFXz0+E6QefN QLfJjyXmaL4aoSOZH2lUCyVXMeNVvO1CnCYhErddG5+UpmRwHBsgb4ORzUQRhqE6kruo FXAZYMtRMZbEs2f+zFzW+0AQtra0dR8STi2rb5abSBSmzm+nGRrz/JuPFfDJO+vkyIfb 0njPBOGQAD5sM7fmOiMDU+zfXYKsns9SFGd83z76hWA3XKGLxp8QNJ3Vq87ptYUsv4sH 2dJg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=dDi+Yiv2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id he39-20020a1709073da700b00710fb1685ecsi268221ejc.272.2022.06.10.14.52.19; Fri, 10 Jun 2022 14:52:44 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=dDi+Yiv2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350650AbiFJUXv (ORCPT + 99 others); Fri, 10 Jun 2022 16:23:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38540 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1350639AbiFJUXL (ORCPT ); Fri, 10 Jun 2022 16:23:11 -0400 Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8081B2FFAAE; Fri, 10 Jun 2022 13:23:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1654892590; x=1686428590; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=NbhYVfdyvwM1DkmCBeU6JeKZEr+9LdD5PAXZvAOfIEo=; b=dDi+Yiv2vsuvO77UznwC2pO5IXdbnTKdgM5SDTyyqHoR53Ms/bGYYNYO VPhveYVUxcH/qx13jBb/EfqCgpJVeEYxo5JNqqlEaCIW+sfkmvukTaIrx ULf7aXMejUV2jMi7uL01JIUij0utzr5VtWt45t/Av9tZLIB7e1PnJZWe/ uJ3brQWUAHbCcSuFEEiVDLVpulDin/6a6CLVigMp7t0Bt0iVdafdnkPI4 wXJvOMEDd+F5TLcmDPeN5WQ6oLf+AD/cJwkxjHSzwxkbtfz5TT9l7wXhx Kg2EAUGE59lkN8nmX34/pcm4Q4a+OaDxZK6JuBZsVr9E/9nfjTR8Fsv51 w==; X-IronPort-AV: E=McAfee;i="6400,9594,10374"; a="341795777" X-IronPort-AV: E=Sophos;i="5.91,291,1647327600"; d="scan'208";a="341795777" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Jun 2022 13:23:09 -0700 X-IronPort-AV: E=Sophos;i="5.91,291,1647327600"; d="scan'208";a="534218605" Received: from pleung-mobl1.amr.corp.intel.com (HELO localhost) ([10.212.33.34]) by orsmga003-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Jun 2022 13:23:08 -0700 From: ira.weiny@intel.com To: Dan Williams , Bjorn Helgaas , Jonathan Cameron Cc: Ira Weiny , Alison Schofield , Vishal Verma , Dave Jiang , Ben Widawsky , linux-kernel@vger.kernel.org, linux-cxl@vger.kernel.org, linux-pci@vger.kernel.org Subject: [PATCH V11 6/8] cxl/port: Introduce cxl_cdat_valid() Date: Fri, 10 Jun 2022 13:22:57 -0700 Message-Id: <20220610202259.3544623-7-ira.weiny@intel.com> X-Mailer: git-send-email 2.35.1 In-Reply-To: <20220610202259.3544623-1-ira.weiny@intel.com> References: <20220610202259.3544623-1-ira.weiny@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-5.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ira Weiny The CDAT data is protected by a checksum and should be the proper length. Introduce cxl_cdat_valid() to validate the data. While at it check and store the sequence number. Signed-off-by: Ira Weiny --- Changes from V8 Move code to cxl/core/pci.c Changes from V6 Change name to cxl_cdat_valid() as this validates all the CDAT data not just the header Add error and debug prints Changes from V5 New patch, split out Update cdat_hdr_valid() Remove revision and cs field parsing There is no point in these Add seq check and debug print. --- drivers/cxl/cdat.h | 2 ++ drivers/cxl/core/pci.c | 36 ++++++++++++++++++++++++++++++++++++ 2 files changed, 38 insertions(+) diff --git a/drivers/cxl/cdat.h b/drivers/cxl/cdat.h index c6a48ab326bf..39eb561081f2 100644 --- a/drivers/cxl/cdat.h +++ b/drivers/cxl/cdat.h @@ -91,10 +91,12 @@ * * @table: cache of CDAT table * @length: length of cached CDAT table + * @seq: Last read Sequence number of the CDAT table */ struct cxl_cdat { void *table; size_t length; + u32 seq; }; #endif /* !__CXL_CDAT_H__ */ diff --git a/drivers/cxl/core/pci.c b/drivers/cxl/core/pci.c index 84dc82f7dff0..cb70287e2984 100644 --- a/drivers/cxl/core/pci.c +++ b/drivers/cxl/core/pci.c @@ -531,6 +531,40 @@ static int cxl_cdat_get_length(struct device *dev, return rc; } +static bool cxl_cdat_valid(struct device *dev, struct cxl_cdat *cdat) +{ + u32 *table = cdat->table; + u8 *data8 = cdat->table; + u32 length, seq; + u8 check; + int i; + + length = FIELD_GET(CDAT_HEADER_DW0_LENGTH, table[0]); + if ((length < CDAT_HEADER_LENGTH_BYTES) || (length > cdat->length)) { + dev_err(dev, "CDAT Invalid length %u (%zu-%zu)\n", length, + CDAT_HEADER_LENGTH_BYTES, cdat->length); + return false; + } + + for (check = 0, i = 0; i < length; i++) + check += data8[i]; + + dev_dbg(dev, "CDAT length %u CS %u\n", length, check); + if (check != 0) { + dev_err(dev, "CDAT Invalid checksum %u\n", check); + return false; + } + + seq = FIELD_GET(CDAT_HEADER_DW3_SEQUENCE, table[3]); + /* Store the sequence for now. */ + if (cdat->seq != seq) { + dev_info(dev, "CDAT seq change %x -> %x\n", cdat->seq, seq); + cdat->seq = seq; + } + + return true; +} + static int cxl_cdat_read_table(struct device *dev, struct pci_doe_mb *cdat_mb, struct cxl_cdat *cdat) @@ -578,6 +612,8 @@ static int cxl_cdat_read_table(struct device *dev, } while (entry_handle != CXL_DOE_TABLE_ACCESS_LAST_ENTRY); + if (!rc && !cxl_cdat_valid(dev, cdat)) + return -EIO; return rc; } -- 2.35.1