Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp510057iog; Wed, 15 Jun 2022 06:53:15 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyOZsixHQZfZdMnAGmWcTGBwvno5upFJ7XsM7d7LqKNJ9HTyLUpj/+3lBOBrxXphZ+MhYwo X-Received: by 2002:a05:6402:2806:b0:431:87c8:b45e with SMTP id h6-20020a056402280600b0043187c8b45emr12973556ede.130.1655301195601; Wed, 15 Jun 2022 06:53:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655301195; cv=none; d=google.com; s=arc-20160816; b=nPK9Z7+3XUWB4sueXG5lKS3Go73YFiCrhbiNEfOTW0/miWYpaNK7aVEA6wIl49fFMY 8hqzuv0rNYer1VKdd8TuYCdyTv0ZCkx4vHWOC9cOxSEUFmGQxIOvgbgka6nBwJ2BPgTU jG9FtPDh+hH8I4JX3+INYK/jyYW7VR+y74swzB8ulR3WLnQlyT5g45116xQlIYpTWAnD Yx0+TrTukjqoSnGLT/disuYILq/4mps3j4y2zcfXlEBLHoH0ygPB6Raizb9UMHuUAOxS 8hiohW8eCy4Rde6arcmTzSMBCFf1VSjWFv3k1HSD0BNJR+h3JS/gpp1wqazhMKuJ/u3b D1KA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=hp1aAAlFAq4/A1NH4phA+P7Vi5cvcSnxaSA1EwmzOjs=; b=eftMXwUoc9UcBSYm+yEe32uuPy1lPP9RBepY9nwN2klMq65fBiUO/Hn78SsDOqj/YE c4EiwfpBcBZFCvYSDQTqRz5DWjJucGzKPumqschd8RSAxXQLNw/szZspQStyRwtbWGde neriYThPFh3bMLyflSk7TPde1RajsrTrGvUbsqeODM0hWA7+a8RGhHNLDz9LpXqp0xQN V7U0BTw17b4H6ytZTVzjlYnv7eDSKx+qGLzixStD6Us9NH8jkfSfOOirPQMHJss418Kc yBpj2OM98VekGGet/ibxMFREhQVuljWFPh+il3H4ph7nsZ7lfSupCC6d0wcQtb/uMalJ Qqjw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=lVfAk6c7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 28-20020a170906021c00b0070cf353dd48si14305529ejd.685.2022.06.15.06.52.43; Wed, 15 Jun 2022 06:53:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=lVfAk6c7; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1347705AbiFONoY (ORCPT + 99 others); Wed, 15 Jun 2022 09:44:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52760 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1347084AbiFONoR (ORCPT ); Wed, 15 Jun 2022 09:44:17 -0400 Received: from mail-yb1-xb29.google.com (mail-yb1-xb29.google.com [IPv6:2607:f8b0:4864:20::b29]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CE71E2CC9E for ; Wed, 15 Jun 2022 06:44:16 -0700 (PDT) Received: by mail-yb1-xb29.google.com with SMTP id l204so20536936ybf.10 for ; Wed, 15 Jun 2022 06:44:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=hp1aAAlFAq4/A1NH4phA+P7Vi5cvcSnxaSA1EwmzOjs=; b=lVfAk6c7MPyRfXkCYOWdVQURkSp+OBByvpe056Tgq9IMl2OauUoGqFUnhviTFb2AA7 tXjeTRjUn04Ib4a9agWf/BW6v1+t9bnOMpPlIk5o5CFJmoXlocEzwCkrP+0K5pj/nEPH aDv8LKc+BLj2jMBaKCSoMqp253iGg+GgWOMTUrh92DiDz2nN3xzGtbNEigp2bT+lUZwW myZ/G45CpWEsSYjoHFTMDx2qQGWMl0eg3K0p86rOSedi3yBGeh1pOi7P0mhvV/S4b3sG U4p5XmESE0mUSpPZZhUtNh3JDlRWOYlEHyn8IXpD9Jk95y29uBi8BBDPzbsRgbpO+vip xiiA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=hp1aAAlFAq4/A1NH4phA+P7Vi5cvcSnxaSA1EwmzOjs=; b=xTR9b8VMvIQHTKOEDEKMUF6TAWeECGSD0kjvZZ/LVMc395eVScRxiU3sm7MKFGxg8z CyA9z3qE69PyEMmL6S4xmfm3bSjCK3haNfShlFPjqLq4Y5boEVJwtVZtlcRIZgqedWEM FIVwnCuuNuiSLCItFw5DEQdTT/YlWY9SmK02MO8OKZQBQ6dS//IyMYhHWzQr95cTDsVK VCQew4fqjWI0kHo3oWmu8Ql2kn8dKPUeeBLzP8LOO5IB9CD4FfbcqcUOrhq/UqRwULW9 uCz+ukmW2N2gQGJjVSsZCfp8y+XkAjLu/b0stgJVoSxXqIQsCg2WMyc+BfCD47jc33U5 4F0w== X-Gm-Message-State: AJIora8TxSeb+oBWMApSBXV/A5LDmFQ34omVcAuRmURZpNT1No279afx JutAODkQQ+m2qzKvzpjC5370vTBngZkAfGgpI2Jv4w== X-Received: by 2002:a25:1256:0:b0:65d:6433:7993 with SMTP id 83-20020a251256000000b0065d64337993mr10084424ybs.626.1655300656100; Wed, 15 Jun 2022 06:44:16 -0700 (PDT) MIME-Version: 1.0 References: <20220603135714.12007-1-aidanmacdonald.0x0@gmail.com> <20220603135714.12007-11-aidanmacdonald.0x0@gmail.com> In-Reply-To: <20220603135714.12007-11-aidanmacdonald.0x0@gmail.com> From: Linus Walleij Date: Wed, 15 Jun 2022 15:44:04 +0200 Message-ID: Subject: Re: [PATCH 10/10] pinctrl: Add AXP192 pin control driver To: Aidan MacDonald , Michael Walle Cc: brgl@bgdev.pl, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, wens@csie.org, jic23@kernel.org, lee.jones@linaro.org, sre@kernel.org, broonie@kernel.org, gregkh@linuxfoundation.org, lgirdwood@gmail.com, lars@metafoo.de, rafael@kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-iio@vger.kernel.org, linux-pm@vger.kernel.org, linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Jun 3, 2022 at 3:56 PM Aidan MacDonald wrote: > The AXP192 PMIC's GPIO registers are much different from the GPIO > registers of the AXP20x and AXP813 PMICs supported by the existing > pinctrl-axp209 driver. It makes more sense to add a new driver for > the AXP192, rather than add support in the existing axp20x driver. > > The pinctrl-axp192 driver is considerably more flexible in terms of > register layout and should be able to support other X-Powers PMICs. > Interrupts and pull down resistor configuration are supported too. > > Signed-off-by: Aidan MacDonald Looks good to me (TM) but I'd like Michael Walle to take a look to check if this is one of those drivers that could make use of gpio-regmap.c CONFIG_GPIO_REGMAP to make it even simpler. Yours, Linus Walleij