Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Liu Ying <victor.liu@nxp.com>
To:     linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
Cc:     kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org,
        s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com,
        linux-imx@nxp.com, krzysztof.kozlowski@linaro.org
Subject: [PATCH v3 2/3] dt-bindings: phy: Add Freescale i.MX8qm Mixel LVDS PHY binding
Date:   Mon, 20 Jun 2022 20:38:53 +0800
Message-Id: <20220620123854.1138028-3-victor.liu@nxp.com>
In-Reply-To: <20220620123854.1138028-1-victor.liu@nxp.com>
References: <20220620123854.1138028-1-victor.liu@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?AI9mAcfWTAVCuug7EXcVt6luEVo5rzgPczVL8m5O7Rm51lEwmS+y6VliC/If?=
 =?us-ascii?Q?77ig2oIjlYLdbSy6ZuxNlNDmj49lTxCYeXUL6btW9g0BdS808z9vA98qNqp9?=
 =?us-ascii?Q?p8DT62ctc61nshwoOzO153tfwZFXbX1m6fKB2jh7dZQYUCFYfNqrfYlqZp2h?=
 =?us-ascii?Q?wuA6LsuMOLY6gx77IbxLmjCXF6Uq63jXbqI4ieN4VpvIyClUEwVeD92AFQR/?=
 =?us-ascii?Q?qJ/rnDkG+IJHH7lUm+nWa+1VVstG8MoVS6edaZwuRTjGSlUXu6i2RdWtu9Qm?=
 =?us-ascii?Q?QYDI7AbW3s+tkQA8KM9ODWaHVMH91I+64UKc4FXwS48d5Z8VH+w3Q5ZpheYJ?=
 =?us-ascii?Q?fzJWE4dEeOKbyxC2koJMq8FSGIW5WpBB4GihlGntVXcDZlPvvJt7c6dEH7MM?=
 =?us-ascii?Q?Mk+QXvOtM7JorKGX4JZztOVHNwE+8ZbeeEQxUI98lKZnpRprTJaGEsbZ1sKW?=
 =?us-ascii?Q?43ejpHFawHRYiMx9CGypExZHn2K9V74evstPFdvY/9SJNfUDsa7nzx9LN8bS?=
 =?us-ascii?Q?jWUG1nRiXZ9xdHx77Np2fwqJmpoZzOecBP4C2zlIx8P2WvoslOcZHsxo8jv4?=
 =?us-ascii?Q?fC21h1CqfgiAMuwhO2INXg9jSxUuQ7ZAnPV2adUr1JUU2o4WTBQDjeXhCpmY?=
 =?us-ascii?Q?Mj5A0bkIGP+TWYbsN5e0fl4kQPy1lBTFzZ8SQJ0jE4ZzyxCucsYA2eMoN9kQ?=
 =?us-ascii?Q?WHLl9L3pcli2QY6m5Tj8GslZQwr6B/GH2S92h8vn6W32eJfMufOs7Pwc6/zw?=
 =?us-ascii?Q?JQD0HMupsEAuCYj+Rtdr58rClawHlzFbR2wMNhn1mbYQTtw54h1G3On34Ohl?=
 =?us-ascii?Q?W8L5mtSEXshJGESwSxKRvcY02L/onH+/bK6sEFEqnBIsq+xxj2O9CwVBXMVQ?=
 =?us-ascii?Q?FMgjmcHvenbyApgfvFWk9Cdn5dFasN1ixpR2e7pUVdCbNGf3+FK80LhfrADA?=
 =?us-ascii?Q?hO3FPLqDgvonjwETOa38PLDzYslwX6mIyI/yD/ZTXZqFSw6NBBMzwSHowGU4?=
 =?us-ascii?Q?RXBVTm3XBJZ48DaepS/ip97pxJA3awGWB7JxiVo58jKa9Vvp3pft58seeW1h?=
 =?us-ascii?Q?pHohKsQAEEX9W06BBNkBPgc8eHFIcHwJTPgCYkjFZVsYtQ57IM6nN4e8ys6J?=
 =?us-ascii?Q?l23mn5rm0EVYifVBKRipkinT0+dS/Lp2kxataKn85QnRHjwFNUzuNwogcZpX?=
 =?us-ascii?Q?GRR87rPjZHUVDW0CpWS0U0N5q0/90gxSNpvcnZdsoPW/lx9qWMEYtI1YS0Ts?=
 =?us-ascii?Q?bTsSdutKC3VWYPWmdOU5zBrRUzBQfZ2kOn7X5oKfYDN7vo5SMoVe8vEoAEjc?=
 =?us-ascii?Q?VLTdiH1b/TH4KHv7pWIIBHaYLjn9k9oDWLwK1VFYdfs0TFVApFW09ZLxqtpv?=
 =?us-ascii?Q?yOIRNIK+TjxUAlyhTEbe/2cnGRmEox3VmF0SrrbRsDuBtpB0hVgfBPF9sorr?=
 =?us-ascii?Q?ncsF9lVTvGXTc+ts58tw7g2KPvDRiRWIsamsrdB5yq92EX+Fa2pXrioPFZcN?=
 =?us-ascii?Q?ssEd+oj316bBwevi5OkTinUXBLFe11IOFZve2vAQblrmRFJ+ky3cRLvsOeob?=
 =?us-ascii?Q?13Q/bqynW120jLxs80Sl3yRcS1CAfzO6F58E2TsdDDck2dqUhiCkV6KaFdmQ?=
 =?us-ascii?Q?35pSURDQk8EiZixV0c9ELMYaOqXkSwjL76xdqAAHVEhq3L3/fbU0ZNuoXxcC?=
 =?us-ascii?Q?bXFwtpMyrpN5wGNq6UhPWFd6OuVmZmtsVScRDHkEe8cB+c9h8f4AmgzdWF1g?=
 =?us-ascii?Q?2p8TOYFt6A=3D=3D?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: c5c744b8-3797-4047-1dda-08da52b9a59f
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jun 2022 12:37:32.9004
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: qwyaM3YuBYoksd0cdmnbQy1ld+P/yh+NMc7bTQ29HrpWtR7z15Xu5O8NbUpH78jSYVZvPIHTV92rIW9FkJy0Dg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8PR04MB7873
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add bindings for Mixel LVDS PHY found on Freescale i.MX8qm SoC.

Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
v2->v3:
* Change compatible string from 'mixel,lvds-phy' to
  'mixel,28fdsoi-lvds-1250-8ch-tx-pll' in patch 1/3. (Krzysztof)
* Rename dt-binding file to 'fsl,imx8qm-lvds-phy.yaml'. (Krzysztof)

v1->v2:
* Set fsl,imx8qm-lvds-phy' and 'mixel,lvds-phy' as compatible's enum. (Krzysztof)
* Skip 'clock-names' property. (Krzysztof)
* Drop 'This patch' from commit message. (Krzysztof)

 .../bindings/phy/fsl,imx8qm-lvds-phy.yaml     | 61 +++++++++++++++++++
 1 file changed, 61 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml

diff --git a/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml b/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml
new file mode 100644
index 000000000000..8767e48c71a6
--- /dev/null
+++ b/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml
@@ -0,0 +1,61 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/phy/fsl,imx8qm-lvds-phy.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Mixel LVDS PHY for Freescale i.MX8qm SoC
+
+maintainers:
+  - Liu Ying <victor.liu@nxp.com>
+
+description: |
+  The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC.
+  It converts two groups of four 7/10 bits of CMOS data into two
+  groups of four data lanes of LVDS data streams. A phase-locked
+  transmit clock is transmitted in parallel with each group of
+  data streams over a fifth LVDS link. Every cycle of the transmit
+  clock, 56/80 bits of input data are sampled and transmitted
+  through the two groups of LVDS data streams. Together with the
+  transmit clocks, the two groups of LVDS data streams form two
+  LVDS channels.
+
+  The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled
+  by Control and Status Registers(CSR) module in the SoC. The CSR
+  module, as a system controller, contains the PHY's registers.
+
+properties:
+  compatible:
+    enum:
+      - fsl,imx8qm-lvds-phy
+      - mixel,28fdsoi-lvds-1250-8ch-tx-pll
+
+  "#phy-cells":
+    const: 1
+    description: |
+      Cell allows setting the LVDS channel index of the PHY.
+      Index 0 is for LVDS channel0 and index 1 is for LVDS channel1.
+
+  clocks:
+    maxItems: 1
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - "#phy-cells"
+  - clocks
+  - power-domains
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/firmware/imx/rsrc.h>
+    phy {
+        compatible = "fsl,imx8qm-lvds-phy";
+        #phy-cells = <1>;
+        clocks = <&clk IMX_SC_R_LVDS_0 IMX_SC_PM_CLK_PHY>;
+        power-domains = <&pd IMX_SC_R_LVDS_0>;
+    };
-- 
2.25.1