Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp2933812iog; Mon, 20 Jun 2022 07:47:22 -0700 (PDT) X-Google-Smtp-Source: AGRyM1tLURRg8Q86BpnmWHmY26/LjgXxLD8xIpGcCVCP2KxDLG0QlQ6N35PY1f6uvVgup/WF2DyV X-Received: by 2002:a17:902:e552:b0:166:3333:528a with SMTP id n18-20020a170902e55200b001663333528amr24248545plf.133.1655736442312; Mon, 20 Jun 2022 07:47:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655736442; cv=none; d=google.com; s=arc-20160816; b=H284RPzXbcM4Cf4Y+72bkwYVOU7FpHUq1J1rPfrcRv1/CDm+Jpeqc+aZoQR8rIJUYg K0evQclwhk5R8xsL+u2uw0I3rDqhw7cHoB8Y4eD048nq4QR4kfMPLI36QQGZbEdfx5Qu 1ZTD2hsDhdKRPWGyDGuxmoyIvM0ISi1yW0pTDBUOmn5f4DE0zp6Sg0CrdoUoONzUMV2y 9L7aIuGe9b8CadIX6iXKhFIO8AiHiXZxPfkCVmWkhx2mouoSNe6yZGc54r9UyBNvVoO0 BvPnGBVhPoOgRzJl3uNsaw1iQb8WFTcEyRXX7gKzOYPd2F8ytU751PZEq6oWzQ1RZIA8 rUwA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=7OUWT//A0ereVywps2io43jLm0OjzDyhnhoQZyWCEl8=; b=IOJkDxfntgYlGTQN/9beSsc99fCBdlv5acDh2Lg4955oy3GoGSeOBtDpqWxmTF4kEl +mnX2JFBXkOJSavFjrq3z/jZaTHNo20lNRPjGQyGFj0p3WvkXU1Je1/wXdLWgQUqfE4E oYY7Emh5uuZupJP9NVA9352eaDBRLVbawfY0xwLelzv1Od8C1AVgXwOlQI+1otMrvso3 /0xk0mQRm5h24dS1d2Ht1Humw68ID3pz/vvxqI8Vwz1cuHR2jKFx0rIuyrR+JtBFlINj AYsf66JTD9WvTAxIJNGvpwxd7JBxvTWJFx0SkJUj/JCu2IkvFHBGwHIneR7GwCpU+AfH 8dyg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Y0eb+Jvx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e125-20020a636983000000b0040c25d6612fsi15275562pgc.335.2022.06.20.07.47.10; Mon, 20 Jun 2022 07:47:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Y0eb+Jvx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345542AbiFTNc6 (ORCPT + 99 others); Mon, 20 Jun 2022 09:32:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52994 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1346293AbiFTNc0 (ORCPT ); Mon, 20 Jun 2022 09:32:26 -0400 Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 640F525E85; Mon, 20 Jun 2022 06:12:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1655730757; x=1687266757; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=A26pOIWVwaxFpebW3F8OTi5WCNGWKZeMpH4yZlFPMe4=; b=Y0eb+JvxB9QvpWcLb0EldUsFeZHh9nUmlSU66q83p3Nb30b4LkH3Gt4v B6gcsNijIETJq2jV4tUS7imw/8AkQ/aVD/72ztaVBZqEPRSlOr2fDZ6Fe rY92yJZoaKfVHwk2wPK4q5rzAVOBQRwIXhIWB7DdM6/yVKU32WWYtMFjJ pB7ZzZ6fzvuiCX8LlfXHQjdBk+hJZOEbuN3InlDzl8TRdPrdyKTCLhSwD P4ER6U7DtengSUfH+npkncH69pH3etuhM3bIk/tTulFBS0V06Q2OVp+j9 cvcy2mEMhlTKmJ2JqEBKl36EuRnkIsuA7RCMW4CGBZybKzZP785lLp4Xz A==; X-IronPort-AV: E=McAfee;i="6400,9594,10380"; a="280621613" X-IronPort-AV: E=Sophos;i="5.92,306,1650956400"; d="scan'208";a="280621613" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Jun 2022 06:12:36 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.92,306,1650956400"; d="scan'208";a="913657331" Received: from irvmail001.ir.intel.com ([10.43.11.63]) by fmsmga005.fm.intel.com with ESMTP; 20 Jun 2022 06:12:30 -0700 Received: from newjersey.igk.intel.com (newjersey.igk.intel.com [10.102.20.203]) by irvmail001.ir.intel.com (8.14.3/8.13.6/MailSET/Hub) with ESMTP id 25KDCSEE027662; Mon, 20 Jun 2022 14:12:28 +0100 From: Alexander Lobakin To: Andy Shevchenko Cc: Alexander Lobakin , Arnd Bergmann , Yury Norov , "Mark Rutland" , Matt Turner , Brian Cain , Geert Uytterhoeven , "Yoshinori Sato" , Rich Felker , "David S. Miller" , Kees Cook , "Peter Zijlstra (Intel)" , Marco Elver , Borislav Petkov , Tony Luck , "Maciej Fijalkowski" , Jesse Brandeburg , Greg Kroah-Hartman , linux-alpha@vger.kernel.org, linux-hexagon@vger.kernel.org, linux-ia64@vger.kernel.org, linux-m68k@lists.linux-m68k.org, linux-sh@vger.kernel.org, sparclinux@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v3 6/7] bitops: let optimize out non-atomic bitops on compile-time constants Date: Mon, 20 Jun 2022 15:12:23 +0200 Message-Id: <20220620131223.2627869-1-alexandr.lobakin@intel.com> X-Mailer: git-send-email 2.36.1 In-Reply-To: References: <20220617144031.2549432-1-alexandr.lobakin@intel.com> <20220617144031.2549432-7-alexandr.lobakin@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-5.0 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Andy Shevchenko Date: Mon, 20 Jun 2022 13:05:06 +0300 > On Fri, Jun 17, 2022 at 04:40:30PM +0200, Alexander Lobakin wrote: > > Currently, many architecture-specific non-atomic bitop > > implementations use inline asm or other hacks which are faster or > > more robust when working with "real" variables (i.e. fields from > > the structures etc.), but the compilers have no clue how to optimize > > them out when called on compile-time constants. That said, the > > following code: > > > > DECLARE_BITMAP(foo, BITS_PER_LONG) = { }; // -> unsigned long foo[1]; > > unsigned long bar = BIT(BAR_BIT); > > unsigned long baz = 0; > > > > __set_bit(FOO_BIT, foo); > > baz |= BIT(BAZ_BIT); > > > > BUILD_BUG_ON(!__builtin_constant_p(test_bit(FOO_BIT, foo)); > > BUILD_BUG_ON(!__builtin_constant_p(bar & BAR_BIT)); > > BUILD_BUG_ON(!__builtin_constant_p(baz & BAZ_BIT)); > > > > triggers the first assertion on x86_64, which means that the > > compiler is unable to evaluate it to a compile-time initializer > > when the architecture-specific bitop is used even if it's obvious. > > In order to let the compiler optimize out such cases, expand the > > bitop() macro to use the "constant" C non-atomic bitop > > implementations when all of the arguments passed are compile-time > > constants, which means that the result will be a compile-time > > constant as well, so that it produces more efficient and simple > > code in 100% cases, comparing to the architecture-specific > > counterparts. > > > > The savings are architecture, compiler and compiler flags dependent, > > for example, on x86_64 -O2: > > > > GCC 12: add/remove: 78/29 grow/shrink: 332/525 up/down: 31325/-61560 (-30235) > > LLVM 13: add/remove: 79/76 grow/shrink: 184/537 up/down: 55076/-141892 (-86816) > > LLVM 14: add/remove: 10/3 grow/shrink: 93/138 up/down: 3705/-6992 (-3287) > > > > and ARM64 (courtesy of Mark): > > > > GCC 11: add/remove: 92/29 grow/shrink: 933/2766 up/down: 39340/-82580 (-43240) > > LLVM 14: add/remove: 21/11 grow/shrink: 620/651 up/down: 12060/-15824 (-3764) > > ... > > > +/* > > + * Many architecture-specific non-atomic bitops contain inline asm code and due > > + * to that the compiler can't optimize them to compile-time expressions or > > + * constants. In contrary, gen_*() helpers are defined in pure C and compilers > > generic_*() ? Ah right, bah, forgot to change that in v2. Will fix in v4, as __builtin_constant_p() test from v7 triggered build bugs on ARC, will look into that. > > > + * optimize them just well. > > + * Therefore, to make `unsigned long foo = 0; __set_bit(BAR, &foo)` effectively > > + * equal to `unsigned long foo = BIT(BAR)`, pick the generic C alternative when > > + * the arguments can be resolved at compile time. That expression itself is a > > + * constant and doesn't bring any functional changes to the rest of cases. > > + * The casts to `uintptr_t` are needed to mitigate `-Waddress` warnings when > > + * passing a bitmap from .bss or .data (-> `!!addr` is always true). > > + */ > > -- > With Best Regards, > Andy Shevchenko Thanks, Al