Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp3982484iog; Tue, 21 Jun 2022 09:39:00 -0700 (PDT) X-Google-Smtp-Source: AGRyM1vfwQjQfQvMl8mOhIgvmcjkjgwKngzynw3/vbguh3SzP06/b6sisERfdYxxPw5ryUX6egCu X-Received: by 2002:a17:906:7953:b0:722:e8e3:ef67 with SMTP id l19-20020a170906795300b00722e8e3ef67mr1061938ejo.199.1655829539915; Tue, 21 Jun 2022 09:38:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655829539; cv=none; d=google.com; s=arc-20160816; b=ru8vIGrQJDv5HQTvYrZaZr4uQVEuNhMO+Xrf3Ox3QWc5c5jNdWVq/44mRqwTQggsHA ZT8RQ5/aZlJA1c75rYMQ1Df4Jaazt+KJw+ofi3erx2dJ9C/vSdGKwImfCtcOvT3//HNi naRfuXJ4K/6wH0C/N6rhQzJqi4iWgJi9mDJZbBdeTp1zMhpir4dUjZwuINuL+AQh8HR+ Shs0ZrTdSqgdTBMS1ukYjZEm+pW34NVHdRposa0aAvJ1tr+H+ryIxMr6XaW6S/RAQj3u NDT5aqcjh1+VGKFe3Km2kgzRFNe7nRxo6AGY/IuyWj7uKlZ1xrwXsNSq0JJJAfWVA0Vk 8Ihg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:to:from :dkim-signature; bh=VPMzRubPpLoq64j1JAqv7n1xLjw6zA0Rho5zPhkempo=; b=kJYZ31tlZ5TG0t2YA3ONkk59jK4E75JamlfLSHeqFPnbHyXzYvJvWKnrzap+CUZVOf aYl9cSGNK1PDD1WHjDcF8Pb9JmWt0ikRoXaAHyJuQO9czMAwbWyEBsGUvUZ2mUM6MWwf 0zRCG2PkY432zAcMlg6A44dJYG5VOdA1XQ2jngjnEuXQaIBwr5xAv9RORFNphdFZtag/ BQVuVjp9HGWgCECFWC8+kkvhMYv4EjzpO8s/7ji0B/4TLr0Hot8OE/F3Ww8X4toGkZyS 6Ge2vRrYlaW/jhuFKm7mjaU3Rew3lO3cTxoEO/ceboEbwOurWnhbtFAFwrzrx8LPzQrC pcXQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=Z6vEHoof; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id p9-20020a05640243c900b004358a99160esi4969973edc.239.2022.06.21.09.38.33; Tue, 21 Jun 2022 09:38:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=Z6vEHoof; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1353800AbiFUQLt (ORCPT + 99 others); Tue, 21 Jun 2022 12:11:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60460 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1353786AbiFUQLs (ORCPT ); Tue, 21 Jun 2022 12:11:48 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ED3F42CE21; Tue, 21 Jun 2022 09:11:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1655827907; x=1687363907; h=from:to:subject:date:message-id:mime-version; bh=VPMzRubPpLoq64j1JAqv7n1xLjw6zA0Rho5zPhkempo=; b=Z6vEHoofWF+96pf833YYzIV6hRAF26ptArD7ndCoIDGUo2tgC5VzgGh7 mpnKSQZr3UIRLcJrStik99viMPD0b0bHV79bUP1ymp8TW2sGGIuHbJDp4 6lbMUUeJNzzlgcO67iUZUEx2nCTd9rrYIdmkHSLZU6J1Mw6nHZcGNnUTY M=; Received: from unknown (HELO ironmsg-SD-alpha.qualcomm.com) ([10.53.140.30]) by alexa-out-sd-01.qualcomm.com with ESMTP; 21 Jun 2022 09:11:46 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg-SD-alpha.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Jun 2022 09:11:46 -0700 Received: from nalasex01c.na.qualcomm.com (10.47.97.35) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Tue, 21 Jun 2022 09:11:45 -0700 Received: from srichara-linux.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Tue, 21 Jun 2022 09:11:40 -0700 From: Sricharan R To: , , , , , , , , , , , , , , , , Subject: [PATCH V2 0/8] Add minimal boot support for IPQ5018 Date: Tue, 21 Jun 2022 21:41:18 +0530 Message-ID: <20220621161126.15883-1-quic_srichara@quicinc.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The IPQ5018 is Qualcomm's 802.11ax SoC for Routers, Gateways and Access Points. This series adds minimal board boot support for ipq5018-mp03.1-c2 board. [v2] Fixed all comments and rebased for TOT. Varadarajan Narayanan (8): clk: qcom: clk-alpha-pll: Add support for Stromer PLLs dt-bindings: arm64: ipq5018: Add binding descriptions for clock and reset clk: qcom: Add Global Clock controller (GCC) driver for IPQ5018 dt-bindings: pinctrl: qcom: Add ipq5018 pinctrl bindings pinctrl: qcom: Add IPQ5018 pinctrl driver dt-bindings: qcom: Add ipq5018 bindings arm64: dts: Add ipq5018 SoC and MP03 board support arm64: defconfig: Enable IPQ5018 SoC base configs .../devicetree/bindings/arm/qcom.yaml | 7 + .../bindings/clock/qcom,gcc-other.yaml | 3 + .../pinctrl/qcom,ipq5018-pinctrl.yaml | 145 + arch/arm64/boot/dts/qcom/Makefile | 1 + .../arm64/boot/dts/qcom/ipq5018-mp03.1-c2.dts | 29 + arch/arm64/boot/dts/qcom/ipq5018.dtsi | 221 + arch/arm64/configs/defconfig | 3 + drivers/clk/qcom/Kconfig | 7 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/clk-alpha-pll.c | 100 +- drivers/clk/qcom/clk-alpha-pll.h | 7 +- drivers/clk/qcom/gcc-ipq5018.c | 3995 +++++++++++++++++ drivers/pinctrl/qcom/Kconfig | 10 + drivers/pinctrl/qcom/Makefile | 1 + drivers/pinctrl/qcom/pinctrl-ipq5018.c | 791 ++++ include/dt-bindings/clock/qcom,gcc-ipq5018.h | 188 + include/dt-bindings/reset/qcom,gcc-ipq5018.h | 122 + 17 files changed, 5629 insertions(+), 2 deletions(-) create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,ipq5018-pinctrl.yaml create mode 100644 arch/arm64/boot/dts/qcom/ipq5018-mp03.1-c2.dts create mode 100644 arch/arm64/boot/dts/qcom/ipq5018.dtsi create mode 100644 drivers/clk/qcom/gcc-ipq5018.c create mode 100644 drivers/pinctrl/qcom/pinctrl-ipq5018.c create mode 100644 include/dt-bindings/clock/qcom,gcc-ipq5018.h create mode 100644 include/dt-bindings/reset/qcom,gcc-ipq5018.h -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation