Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp4430891iog; Tue, 21 Jun 2022 20:48:19 -0700 (PDT) X-Google-Smtp-Source: AGRyM1tCdANWmdxaz538hbohBL9fArX/GA0+p6btLDcsSdW4ogyG8aYTDJjB8aQCcgwPHoGSOXht X-Received: by 2002:a17:906:9b8a:b0:722:e50e:2a6d with SMTP id dd10-20020a1709069b8a00b00722e50e2a6dmr1204943ejc.724.1655869699169; Tue, 21 Jun 2022 20:48:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655869699; cv=none; d=google.com; s=arc-20160816; b=oUp7M6g4iyIjRp7D0+zcmYPk5D9bmx/UBwKdOggHqmXD8v/TwC5hNye6XpJCEjtKrK wfecqS79v0yCZOtqx7IzMlnvwF1M/+60BJnexFoB3QXdC+lM7NHwwy9YAWDgKvFV11ub XIcwSsCzLoMQV8Pg9MoUZSan7doshtNBUKQ/llgJdbB5XlNTx71DHInpylS7fILKURrL W9RGhbuUIvN6DL0DWkhzbl5fAyaps9Wq+WVEKeEYvyXcY0Ct5BYx+V58DLH43Exhnw8U pLrtq2c/MnN27MafRcChSlQSPAsNshr7x+2G5ylkA/4VaqAdOpUSI7R65Y/GrGEnOojW Nw7w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=O2Zo0/T+pbzGGqD3NX7uhkMxO+SgalY6CRu61yBvhTo=; b=TWS8Dc5D3Sf/NDZXxBGIStwiJ++wfCsPH2y79sSbcXh5GLrdFTKFT3A8rKpH/AH0xW hPrPSgIGpGB9/WkLgoyFlB0LD1rM9ZJro0NeayENFX/MB6HdDMVsEPhH9KbPAsjF5jYA UYh5a982LjP9SR2fL0zNwEA6nOnqAgW5KVC9GQ6N4oo+4Fl/y+/LNHyJrWplORV+TfcY K65GEQDCAkpUACH1ebmFu9jC5m7DOcJcEtDeoGSJ6mCJ7NmMrPA8nIBL7JFXlOf4+oOT cHlQZ9doecgPSdqLIR8PfQOoVQo80poE1HStp44/MTfIzNjmvdo/6V2t0dopryAnqnYh qAow== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ClpWJcpy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ne35-20020a1709077ba300b00707929cc4a9si18744039ejc.178.2022.06.21.20.47.53; Tue, 21 Jun 2022 20:48:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ClpWJcpy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237138AbiFVDaH (ORCPT + 99 others); Tue, 21 Jun 2022 23:30:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49234 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232865AbiFVDaC (ORCPT ); Tue, 21 Jun 2022 23:30:02 -0400 Received: from mail-oi1-x22f.google.com (mail-oi1-x22f.google.com [IPv6:2607:f8b0:4864:20::22f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8108C33A02 for ; Tue, 21 Jun 2022 20:30:01 -0700 (PDT) Received: by mail-oi1-x22f.google.com with SMTP id v143so19557744oie.13 for ; Tue, 21 Jun 2022 20:30:01 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=O2Zo0/T+pbzGGqD3NX7uhkMxO+SgalY6CRu61yBvhTo=; b=ClpWJcpyv/ij8ZnnpKV4ihKj9nqjSvWw/sdhvd/QJ+YFc0wFOcEbN7zE7y827fA3vQ oBk1nw7kmYGrUCGAhnLPXNr//TQIAfDe7qUt3zl2sZp6fRf4r5kN+NZ/lWcc7nCNtHhp z0FIVOKRdubi2aiN93jvP5lsgo7B/07M5S8yFkopGYMC28QbwEPhEoeRrLBMEiYZ1kge y+wajf0NUfcKoZLB21L62Dpr5eopgsg3pnSnBKQWEfxPizdDkikd4Y6l7gE8RAADwlht ChJabFrUcVfkBhY6KC65K4veTCvhW7x6JbNLopkKGxphd/3rmuU9f7Ne1xI9ddKp1keH v+ZQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=O2Zo0/T+pbzGGqD3NX7uhkMxO+SgalY6CRu61yBvhTo=; b=fI9Z3vXJ4eb4lM8wDW9fBIcBeTCjquZ6jO7/LGyzz4KT0Igk6NWX8qBGJGcO5ijPne 1SbBeTBVk5TqYNttxQxWCqLzsHcupSsMuXZlXvr7G/loXtMqNlDVmsnAwO/91z6kaYeo bXfjdGK3sBKgbCFiDk3a9G3G20WNtnMrRS3sQHa7VlPL2ToIWRXNBH8aiBUJu7+rM44f hjc66JS4WRs1K9gRtoujCLYqwd00YkYPwa2potNbsJgsnJ5mJ8cw+sjnZpf24UI855dY F+HRx1gHuTZY2QSlQL/TmncAOlwyr8fzDsqD3oUA/M1y+qlV+F1SvSuvOvirEiXKkpkK u4wQ== X-Gm-Message-State: AJIora/eA+6jAsr4oEHFX+mHR5LV7rAhuTuC3L+7Sx9KZw0LU7MLyMqf M2AgYs/G4KSN5PBWqgVz+GVs6w== X-Received: by 2002:a05:6808:150e:b0:331:39bf:2228 with SMTP id u14-20020a056808150e00b0033139bf2228mr761906oiw.9.1655868600831; Tue, 21 Jun 2022 20:30:00 -0700 (PDT) Received: from ripper (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id s22-20020a056870e6d600b000f33ced2c50sm10025103oak.56.2022.06.21.20.29.59 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Jun 2022 20:30:00 -0700 (PDT) Date: Tue, 21 Jun 2022 20:32:05 -0700 From: Bjorn Andersson To: Krzysztof Kozlowski Cc: Rob Herring , Krzysztof Kozlowski , Manivannan Sadhasivam , Jassi Brar , Johan Hovold , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 2/4] arm64: dts: qcom: add SC8280XP platform Message-ID: References: <20220607214113.4057684-1-bjorn.andersson@linaro.org> <20220607214113.4057684-3-bjorn.andersson@linaro.org> <79443fb4-5c09-a33f-594d-71ac93cc0317@linaro.org> <9a31a488-f4fe-33f5-84e7-fe4509769d7c@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <9a31a488-f4fe-33f5-84e7-fe4509769d7c@linaro.org> X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon 20 Jun 23:53 PDT 2022, Krzysztof Kozlowski wrote: > On 21/06/2022 05:37, Bjorn Andersson wrote: > > On Wed 08 Jun 03:18 CDT 2022, Krzysztof Kozlowski wrote: > > > >> On 07/06/2022 23:41, Bjorn Andersson wrote: > >>> Introduce initial support for the Qualcomm SC8280XP platform, aka 8cx > >>> Gen 3. This initial contribution supports SMP, CPUfreq, CPU cluster > >>> idling, GCC, TLMM, SMMU, RPMh regulators, power-domains and clocks, > >>> interconnects, some QUPs, UFS, remoteprocs, USB, watchdog, LLCC and > >>> tsens. > >>> > >>> Signed-off-by: Bjorn Andersson > >>> --- > >>> arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 2195 ++++++++++++++++++++++++ > >>> 1 file changed, 2195 insertions(+) > >>> create mode 100644 arch/arm64/boot/dts/qcom/sc8280xp.dtsi > >>> > >>> diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi > >>> new file mode 100644 > >>> index 000000000000..4143813643ad > >>> --- /dev/null > >>> +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi > >>> @@ -0,0 +1,2195 @@ > >>> +// SPDX-License-Identifier: BSD-3-Clause > >>> +/* > >>> + * Copyright (c) 2021, The Linux Foundation. All rights reserved. > >>> + * Copyright (c) 2022, Linaro Limited > >>> + */ > >>> + > >>> +#include > >>> +#include > >>> +#include > >>> +#include > >>> +#include > >>> +#include > >>> +#include > >>> +#include > >>> + > >>> +/ { > >>> + interrupt-parent = <&intc>; > >>> + > >>> + #address-cells = <2>; > >>> + #size-cells = <2>; > >>> + > >>> + clocks { > >>> + xo_board: xo-board { > >> > >> xo-board-clk > >> > >>> + compatible = "fixed-clock"; > >>> + #clock-cells = <0>; > >>> + clock-frequency = <38400000>; > >> > >> The clock is probably on the board, so the frequency should be rather > >> defined in DTS. > >> > > > > It's an interesting question, but I don't think it's possible to change > > the rate of this clock from one board to another. > > > > So I think it's best to keep this in the .dtsi, to avoid unnecessary > > duplication. > > It does not matter whether the frequency can be changed or not. This is > the same on almost every SoC and the same comments appear every time - > the clock is a property of the board, not of the SoC, so it should be in > the board DTSI. To avoid the duplication you can indeed keep here most > of the clock properties, but the frequency must be in board DTS. > I find this to be a rather strict interpretation of "board specific", but I'm okay with it. Regards, Bjorn