Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp5110481iog; Wed, 22 Jun 2022 12:11:46 -0700 (PDT) X-Google-Smtp-Source: AGRyM1sqNo3qmoSWwaKwnF4pVbHq9CbSr58e8zeS/dHlG44Dz0W+3NqxnzjfSwp4N9GBLnEZEc0E X-Received: by 2002:a62:e90f:0:b0:525:413f:3c5d with SMTP id j15-20020a62e90f000000b00525413f3c5dmr7003088pfh.12.1655925106441; Wed, 22 Jun 2022 12:11:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655925106; cv=none; d=google.com; s=arc-20160816; b=Dk6bfVIO19Q2CwvGkqYMTt9vfUiCTf5rRMhT/96MXFbf/wWQFV60jFHZG6AduowJi1 Plm8bfB/tNkeMXIaUv+7zCmXD2lSsS7+wFOmHT/qqdN/du1Ma7dP3rncUgjiOLMxsvm+ ryGBQI1DUThc7+Q2fN4dj8430qF34IBSyp24TazmgXy8BKOdlI07X7h+pJNpsv3PkCjo RDHggSUaJlpZgPKwCQmEweC+0XEKUJvFWw3JAumhTMmNmKrTJW3K+ujj4+mOD0r8lX5k XwtnVC0B2bkaW1ITdiBxW4JscPkrDRrcfOIkizjPXOSnKh12ZZH/jAv+MSfxNRjKmSHm Wkyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=6ZN3cNc15L7DW4Dk3G9wiMmIAjFg0Vteuuq3ewvQ2wQ=; b=ImytJ5XQAKBFHF2W4tPzHTJmY8apG41fxmya762LUCZ58hoYMCMNb4zti6fTy/XHNH Mv91tTLXfpK0w/j4V0LHi/V7JOITJGm6Pl5Rk2i2pNDlvxRP05shnSQ7n5IMpT0norUC PC98sdiCQOBjGm88rbNtqjsx/bynh3Dzz4lg4eNQV9ZEetkpe6aUvaG4kjUwVKw3YpKe oIXgG3kNGsceDRR4QsBDBr69ZX15wie2XmWdr0S8FObkUOCTd665HDJZjcAuaSUU5YOm uQp5dfmrkO7czyyWQA7Idw1Kz4/zAyRLqIwae1F3ARlCq0sTvqD2bhYCAPV+gM2QwibM VhSA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=FFjRlito; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a191-20020a6390c8000000b0040ca2e84ec2si14584579pge.84.2022.06.22.12.11.32; Wed, 22 Jun 2022 12:11:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=FFjRlito; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1376945AbiFVSzD (ORCPT + 99 others); Wed, 22 Jun 2022 14:55:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41340 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1377692AbiFVSy1 (ORCPT ); Wed, 22 Jun 2022 14:54:27 -0400 Received: from mga06.intel.com (mga06b.intel.com [134.134.136.31]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 902FB40A14; Wed, 22 Jun 2022 11:54:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1655924052; x=1687460052; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=heNZ3ldVGFsCnCJbujwBHGTHwI0k3/obOMtrSos/hpM=; b=FFjRlito3RUXhJrkpHSAfj04RlNnQufBzS2AQdo33Ejy75QVY9iwc/yN D4jdyuMm14lOO4KXDUEtEnL0AwPUZZJtLtjHK+KQJX73YGx7O34JNDsKz 2vPvhgRFMrKZi6iT4im30/RcWyYbQlBlzlGuVpcMu/xjrwd05X8nUMFTL 7xywM6wEpbSELzGkiNv34+hPqf74lTtFYE7wW4JY4P3vcjkoi+LC+kIjA YaYK/WRKT4zRaQmX8c8CdYmjdC3E6CuiMgwQDbrjWV7lqRqBVXdWWz7y2 aioL7KHt5RaR73KEGNVm++kl3HYTeu8YhdbCJaJUSXey034kShC5beXnv g==; X-IronPort-AV: E=McAfee;i="6400,9594,10386"; a="342200306" X-IronPort-AV: E=Sophos;i="5.92,212,1650956400"; d="scan'208";a="342200306" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by orsmga104.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Jun 2022 11:54:11 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.92,212,1650956400"; d="scan'208";a="677700974" Received: from bwalker-desk.ch.intel.com ([143.182.136.162]) by FMSMGA003.fm.intel.com with ESMTP; 22 Jun 2022 11:54:11 -0700 From: Ben Walker To: vkoul@kernel.org Cc: dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 14/15] dmaengine: idxd: Support device_tx_status Date: Wed, 22 Jun 2022 11:54:09 -0700 Message-Id: <20220622185409.3043646-1-benjamin.walker@intel.com> X-Mailer: git-send-email 2.35.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-5.0 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This can now be supported even for devices that complete operations out of order. Add support for directly polling transactions. Signed-off-by: Ben Walker --- drivers/dma/idxd/device.c | 1 + drivers/dma/idxd/dma.c | 85 ++++++++++++++++++++++++++++++++++++++- drivers/dma/idxd/idxd.h | 1 + 3 files changed, 85 insertions(+), 2 deletions(-) diff --git a/drivers/dma/idxd/device.c b/drivers/dma/idxd/device.c index ff0ea60051f0c..3c61eac0b05c7 100644 --- a/drivers/dma/idxd/device.c +++ b/drivers/dma/idxd/device.c @@ -148,6 +148,7 @@ int idxd_wq_alloc_resources(struct idxd_wq *wq) desc->iax_completion = &wq->iax_compls[i]; desc->compl_dma = wq->compls_addr + idxd->data->compl_size * i; desc->id = i; + desc->gen = 1; desc->wq = wq; desc->cpu = -1; } diff --git a/drivers/dma/idxd/dma.c b/drivers/dma/idxd/dma.c index e0874cb4721c8..dda5342d273f4 100644 --- a/drivers/dma/idxd/dma.c +++ b/drivers/dma/idxd/dma.c @@ -12,6 +12,23 @@ #include "registers.h" #include "idxd.h" + +#define DMA_COOKIE_BITS (sizeof(dma_cookie_t) * 8) +/* + * The descriptor id takes the lower 16 bits of the cookie. + */ +#define DESC_ID_BITS 16 +#define DESC_ID_MASK ((1 << DESC_ID_BITS) - 1) +/* + * The 'generation' is in the upper half of the cookie. But dma_cookie_t + * is signed, so we leave the upper-most bit for the sign. Further, we + * need to flag whether a cookie corresponds to an operation that is + * being completed via interrupt to avoid polling it, which takes + * the second most upper bit. So we subtract two bits from the upper half. + */ +#define DESC_GEN_MAX ((1 << (DMA_COOKIE_BITS - DESC_ID_BITS - 2)) - 1) +#define DESC_INTERRUPT_FLAG (1 << (DMA_COOKIE_BITS - 2)) + static inline struct idxd_wq *to_idxd_wq(struct dma_chan *c) { struct idxd_dma_chan *idxd_chan; @@ -158,13 +175,67 @@ static void idxd_dma_free_chan_resources(struct dma_chan *chan) idxd_wq_refcount(wq)); } + static enum dma_status idxd_dma_tx_status(struct dma_chan *dma_chan, dma_cookie_t cookie, struct dma_tx_state *txstate) { - return DMA_OUT_OF_ORDER; + u8 status; + struct idxd_wq *wq; + struct idxd_desc *desc; + u32 idx; + + memset(txstate, 0, sizeof(*txstate)); + + if (dma_submit_error(cookie)) + return DMA_ERROR; + + wq = to_idxd_wq(dma_chan); + + idx = cookie & DESC_ID_MASK; + if (idx >= wq->num_descs) + return DMA_ERROR; + + desc = wq->descs[idx]; + + if (desc->txd.cookie != cookie) { + /* + * The user asked about an old transaction + */ + return DMA_COMPLETE; + } + + /* + * For descriptors completed via interrupt, we can't go + * look at the completion status directly because it races + * with the IRQ handler recyling the descriptor. However, + * since in this case we can rely on the interrupt handler + * to invalidate the cookie when the command completes we + * know that if we get here, the command is still in + * progress. + */ + if ((cookie & DESC_INTERRUPT_FLAG) != 0) + return DMA_IN_PROGRESS; + + status = desc->completion->status & DSA_COMP_STATUS_MASK; + + if (status) { + /* + * Check against the original status as ABORT is software defined + * and 0xff, which DSA_COMP_STATUS_MASK can mask out. + */ + if (unlikely(desc->completion->status == IDXD_COMP_DESC_ABORT)) + idxd_dma_complete_txd(desc, IDXD_COMPLETE_ABORT, true); + else + idxd_dma_complete_txd(desc, IDXD_COMPLETE_NORMAL, true); + + return DMA_COMPLETE; + } + + return DMA_IN_PROGRESS; } + /* * issue_pending() does not need to do anything since tx_submit() does the job * already. @@ -181,7 +252,17 @@ static dma_cookie_t idxd_dma_tx_submit(struct dma_async_tx_descriptor *tx) int rc; struct idxd_desc *desc = container_of(tx, struct idxd_desc, txd); - cookie = dma_cookie_assign(tx); + cookie = (desc->gen << DESC_ID_BITS) | (desc->id & DESC_ID_MASK); + + if ((desc->hw->flags & IDXD_OP_FLAG_RCI) != 0) + cookie |= DESC_INTERRUPT_FLAG; + + if (desc->gen == DESC_GEN_MAX) + desc->gen = 1; + else + desc->gen++; + + tx->cookie = cookie; rc = idxd_submit_desc(wq, desc); if (rc < 0) { diff --git a/drivers/dma/idxd/idxd.h b/drivers/dma/idxd/idxd.h index bd93ada32c89d..d4f0227895075 100644 --- a/drivers/dma/idxd/idxd.h +++ b/drivers/dma/idxd/idxd.h @@ -326,6 +326,7 @@ struct idxd_desc { struct llist_node llnode; struct list_head list; u16 id; + u16 gen; int cpu; struct idxd_wq *wq; }; -- 2.35.1