Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp5530041iog; Wed, 22 Jun 2022 23:17:03 -0700 (PDT) X-Google-Smtp-Source: AGRyM1ul/FTzEUruadQoLfdaWyTYC+pk85TEaoiBWM0U7raOfUvaLj/HI0K/TcPTtu1n9gE2mTiw X-Received: by 2002:a17:902:ce82:b0:16a:425c:f214 with SMTP id f2-20020a170902ce8200b0016a425cf214mr8817632plg.123.1655965023620; Wed, 22 Jun 2022 23:17:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655965023; cv=none; d=google.com; s=arc-20160816; b=znA2rkljK/PPzc8fQvjxloxCdFknkFI07YLXlrR2WZ9goh9Jh2R+5j0dAc+9A0kkd8 adPXzB22dnxkOUdjtdKJ1NgFwGG/P8alARS2QiBArBLGDhMojdwpmlf4huvlsh1mNRI3 EbEARmkW/j93LKjtjND7XdDRu9+WypGYsoeQMxtkUWkCn3g/ktsQL8HLdY4F3WuNRYOg WrKhbZOw07zs5oMovrslpeC3qSquXQY0sU3HB9rNgzkX2IoLS+wOgYdMtx2Fb+WBxmMc HMra4JuvKDAJQkSI2M4x+IRcU3aSjxOjYexRcGD9qH6ZbowqBmggVkiwfGLQ+08dtaaC tNFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=kQy3/S0oY9NNHYhqGTErgRO6snEJoyWavRF1Xgt/bO4=; b=O9TwOYO7YbuBQJ00+2xWPwIXXuFlRhbozhVoutuJ207wY/3pHiiJF4F9Uv+0Cvokbe qMi5Q8b5nzHYd3ZopyxH8ib32Qyt7JAFEB2PBRzmjv/YEv0DJwfMUts8JmcGVG3pQSRy fX4ZsrfYWW92LUtnJ/gGkD4wtIySeNLMwNqSFT+iVQMOwmfilZXqJ6WuVP9Gp2DKExIV 5Ki2dtDZP4sZ7h4iqQKcaV66fstlF+xJZU06Jt2nT9x8AJLVAF59zJmvkapSSW9UfBTr 7HqYP0dUhK6Fsa1STdUgMmGu6De7i149cr8RxxDQjXf7zZf6RxQDCNQ5yNMIYR5htOtg Q8Uw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b="kZ5c/na3"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k21-20020aa788d5000000b0051b4ab0d190si27458431pff.126.2022.06.22.23.16.51; Wed, 22 Jun 2022 23:17:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b="kZ5c/na3"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229680AbiFWGC3 (ORCPT + 99 others); Thu, 23 Jun 2022 02:02:29 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40884 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229437AbiFWGC2 (ORCPT ); Thu, 23 Jun 2022 02:02:28 -0400 Received: from alexa-out.qualcomm.com (alexa-out.qualcomm.com [129.46.98.28]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5CE2B44771; Wed, 22 Jun 2022 23:02:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1655964147; x=1687500147; h=message-id:date:mime-version:subject:to:cc:references: from:in-reply-to:content-transfer-encoding; bh=kQy3/S0oY9NNHYhqGTErgRO6snEJoyWavRF1Xgt/bO4=; b=kZ5c/na3nC8k0n6fhaSJO1xXgo/T27o4xs0q++2EkBCr46Jnm/bL876P 4vUrbDL9N1QsXseoAhVBxWkBPpUxzYMP8qk2TzPbV5lj06vqzzvGsBGF7 cCtfezwySAu+T7D9p1iL7IsvJF2Zp8yKLmXhT9W4PvCW3LvbvvN+SrEhT Q=; Received: from ironmsg09-lv.qualcomm.com ([10.47.202.153]) by alexa-out.qualcomm.com with ESMTP; 22 Jun 2022 23:02:27 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg09-lv.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Jun 2022 23:02:26 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 22 Jun 2022 23:02:26 -0700 Received: from [10.50.26.56] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 22 Jun 2022 23:02:22 -0700 Message-ID: <21d5fc44-4870-02bb-70b4-d9e1188c9cc1@quicinc.com> Date: Thu, 23 Jun 2022 11:32:18 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.6.1 Subject: Re: [PATCHv2] iommu/arm-smmu-qcom: Add debug support for TLB sync timeouts Content-Language: en-US To: Will Deacon , Robin Murphy , "Joerg Roedel" CC: , , , , , Rob Clark , Bjorn Andersson References: <20220526041403.9984-1-quic_saipraka@quicinc.com> From: Sai Prakash Ranjan In-Reply-To: <20220526041403.9984-1-quic_saipraka@quicinc.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 5/26/2022 9:44 AM, Sai Prakash Ranjan wrote: > TLB sync timeouts can be due to various reasons such as TBU power down > or pending TCU/TBU invalidation/sync and so on. Debugging these often > require dumping of some implementation defined registers to know the > status of TBU/TCU operations and some of these registers are not > accessible in non-secure world such as from kernel and requires SMC > calls to read them in the secure world. So, add this debug support > to dump implementation defined registers for TLB sync timeout issues. > > Signed-off-by: Sai Prakash Ranjan > --- > > Changes in v2: > * Use scm call consistently so that it works on older chipsets where > some of these regs are secure registers. > * Add device specific data to get the implementation defined register > offsets. > > --- > drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 161 ++++++++++++++++++--- > drivers/iommu/arm/arm-smmu/arm-smmu.c | 2 + > drivers/iommu/arm/arm-smmu/arm-smmu.h | 1 + > 3 files changed, 146 insertions(+), 18 deletions(-) Any comments on this patch? Thanks, Sai