Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp5559231iog; Thu, 23 Jun 2022 00:05:11 -0700 (PDT) X-Google-Smtp-Source: AGRyM1thoVJ+uzhxdRMWLLfDHz0qjIkz0BD3wiaPXqzGoFkAywN+UNxQU8w6ZHOTlnpuWEXiXaDA X-Received: by 2002:a17:90a:4216:b0:1ec:a909:2b16 with SMTP id o22-20020a17090a421600b001eca9092b16mr2481355pjg.86.1655967911581; Thu, 23 Jun 2022 00:05:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1655967911; cv=none; d=google.com; s=arc-20160816; b=FC+SGDEzHlDlZFZA7pXaYyacDVdrKPPBkG8n/8FZMwxU1pSTnxbDRTZWUeOmwm03h8 NLwa6JY62EESw0GbXdLkEaBcXILzHQp7y/CVtygxTbTLHGPOMWKv0RTZ3gLBVaBSDIBh 7nKUrE79+mG5tCqWNSeJ5DBHGARxnSrAmstL8aWf0yfWB1mY4nJpLwNYqdXObWwTjcJw Miow0/vcJkNiOnAhOzoIzRc+3kKC0lVh0FJL8/mxJdiLFkV/Wr6TQY+kryxbqbBHdyTQ ofIaUI8WLZ77tUz25M635liXTJbpIF9GWo9c9w7wT+bn/1t12r1kahBkYH9SyXqee7/n 5ZqQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:to:content-language:subject:user-agent:mime-version:date :message-id:dkim-signature; bh=3eQdg8gNVfXkqvGq9nAFd3PiojMBSkoxdKaO/7cuy5c=; b=RZTiwnaShQkptPXbaZJNZ9GLAutbM8wk8PqJ0Hbxmu0Iwh4akWzZj1z4IkuCddZ+rx +uSW5io+pqOV8kKKwIGNk3WjBfc17Blvbhj+vSks5UfSaaXpNiQs2Qv/63Dkjnrvjp+R q8Cg/hC0PBIShbJ7IP2Z9QDK9npATUhYTuVRIsNIsiOwGQnkivmtAwfq0+BHCeUGEgJk WE9CRTj0/+Rria+J1uwc2TTdFJSM5hDLtKNjh8Ajiw59BTXf89cahnfD3JLmRsq5I90b LXag8HVwWiTFkDb5QbhgbdztMOJ/uThpomN+8Jf1l5NVHJVXXe/KnHTFUEy2zPQNltQD w2Nw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=IRX6Z0TR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q19-20020a170902b11300b00168972d3f30si18954034plr.245.2022.06.23.00.04.44; Thu, 23 Jun 2022 00:05:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=IRX6Z0TR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229658AbiFWG2q (ORCPT + 99 others); Thu, 23 Jun 2022 02:28:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58706 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229673AbiFWG2Y (ORCPT ); Thu, 23 Jun 2022 02:28:24 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C43AF23BC8; Wed, 22 Jun 2022 23:28:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1655965702; x=1687501702; h=message-id:date:mime-version:subject:to:references:from: in-reply-to:content-transfer-encoding; bh=3eQdg8gNVfXkqvGq9nAFd3PiojMBSkoxdKaO/7cuy5c=; b=IRX6Z0TRCmIu6wZcnSLGlTWHlJCgIx3ULLcWY3jFCFQxyXbs1LBXkgvR xayeklHOHvj6bNtY7eb+pDK4slzpH+bNzNOjHYSxvWrIray/gSb5d8Mne hN/MQJfIroqMwrcANmiWHGa8SxatfZsQXdD+FRbZSxaEssZOD7pGVq+58 0=; Received: from unknown (HELO ironmsg-SD-alpha.qualcomm.com) ([10.53.140.30]) by alexa-out-sd-01.qualcomm.com with ESMTP; 22 Jun 2022 23:28:22 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg-SD-alpha.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 22 Jun 2022 23:28:22 -0700 Received: from nalasex01c.na.qualcomm.com (10.47.97.35) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 22 Jun 2022 23:28:21 -0700 Received: from [10.242.242.148] (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Wed, 22 Jun 2022 23:28:16 -0700 Message-ID: Date: Thu, 23 Jun 2022 11:58:12 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.8.0 Subject: Re: [PATCH V2 4/8] dt-bindings: pinctrl: qcom: Add ipq5018 pinctrl bindings Content-Language: en-US To: Krzysztof Kozlowski , , , , , , , , , , , , , , , , References: <20220621161126.15883-1-quic_srichara@quicinc.com> <20220621161126.15883-5-quic_srichara@quicinc.com> <11697f16-67b1-d32a-eea4-18f56631c72f@linaro.org> From: Sricharan Ramabadhran In-Reply-To: <11697f16-67b1-d32a-eea4-18f56631c72f@linaro.org> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 6/22/2022 8:43 PM, Krzysztof Kozlowski wrote: > On 21/06/2022 18:11, Sricharan R wrote: >> From: Varadarajan Narayanan >> >> Add device tree binding Documentation details for ipq5018 >> pinctrl driver. >> >> Co-developed-by: Nitheesh Sekar >> Co-developed-by: Sricharan R >> Signed-off-by: Sricharan R >> Signed-off-by: Nitheesh Sekar >> Signed-off-by: Varadarajan Narayanan > SoB should go after Co-developed. > > https://elixir.bootlin.com/linux/v5.17.1/source/Documentation/process/submitting-patches.rst#L473  ok, will follow this. >> --- >> .../pinctrl/qcom,ipq5018-pinctrl.yaml | 145 ++++++++++++++++++ >> 1 file changed, 145 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,ipq5018-pinctrl.yaml >> >> diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,ipq5018-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,ipq5018-pinctrl.yaml >> new file mode 100644 >> index 000000000000..9b16c08bd127 >> --- /dev/null >> +++ b/Documentation/devicetree/bindings/pinctrl/qcom,ipq5018-pinctrl.yaml >> @@ -0,0 +1,145 @@ >> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >> +%YAML 1.2 >> +--- >> +$id: http://devicetree.org/schemas/pinctrl/qcom,ipq5018-pinctrl.yaml# >> +$schema: http://devicetree.org/meta-schemas/core.yaml# >> + >> +title: Qualcomm Technologies, Inc. IPQ5018 TLMM block >> + >> +maintainers: >> + - Varadarajan Narayanan >> + - Sricharan R >> + - Nitheesh Sekar >> + >> +description: | >> + This binding describes the Top Level Mode Multiplexer block found in the >> + IPQ5018 platform. >> + >> +properties: >> + compatible: >> + const: qcom,ipq5018-pinctrl >> + >> + reg: >> + maxItems: 1 >> + >> + interrupts: >> + description: Specifies the TLMM summary IRQ >> + maxItems: 1 >> + >> + interrupt-controller: true >> + >> + '#interrupt-cells': >> + description: >> + Specifies the PIN numbers and Flags, as defined in defined in >> + include/dt-bindings/interrupt-controller/irq.h >> + const: 2 >> + >> + gpio-controller: true >> + >> + '#gpio-cells': >> + description: Specifying the pin number and flags, as defined in >> + include/dt-bindings/gpio/gpio.h >> + const: 2 >> + >> + gpio-ranges: >> + maxItems: 1 >> + >> +#PIN CONFIGURATION NODES >> +patternProperties: >> + '-pinmux$': >> + type: object >> + description: >> + Pinctrl node's client devices use subnodes for desired pin configuration. >> + Client device subnodes use below standard properties. >> + $ref: "/schemas/pinctrl/pincfg-node.yaml" > No need for quotes  ok. >> + >> + properties: >> + pins: >> + description: >> + List of gpio pins affected by the properties specified in this >> + subnode. >> + items: >> + oneOf: >> + - pattern: "^gpio([1-9]|[1-7][0-9]|80)$" > Use consistent quotes in the patch: either ' or ". Don't mix.  ok. >> + minItems: 1 >> + maxItems: 4 >> + >> + function: >> + description: >> + Specify the alternative function to be configured for the specified >> + pins. >> + enum: [ atest_char, atest_char0, atest_char1, atest_char2, atest_char3, >> + audio_pdm0, audio_pdm1, audio_rxbclk, audio_rxd, audio_rxfsync, >> + audio_rxmclk, audio_txbclk, audio_txd, audio_txfsync, audio_txmclk, >> + blsp0_i2c, blsp0_spi, blsp0_uart0, blsp0_uart1, blsp1_i2c0, >> + blsp1_i2c1, blsp1_spi0, blsp1_spi1, blsp1_uart0, blsp1_uart1, >> + blsp1_uart2, blsp2_i2c0, blsp2_i2c1, blsp2_spi, blsp2_spi0, >> + blsp2_spi1, btss0, btss1, btss10, btss11, btss12, btss13, btss2, >> + btss3, btss4, btss5, btss6, btss7, btss8, btss9, burn0, burn1, >> + cri_trng, cri_trng0, cri_trng1, cxc_clk, cxc_data, dbg_out, eud_gpio, >> + gcc_plltest, gcc_tlmm, gpio, mac0, mac1, mdc, mdio, pcie0_clk, >> + pcie0_wake, pcie1_clk, pcie1_wake, pll_test, prng_rosc, pwm0, pwm1, >> + pwm2, pwm3, qdss_cti_trig_in_a0, qdss_cti_trig_in_a1, >> + qdss_cti_trig_in_b0, qdss_cti_trig_in_b1, qdss_cti_trig_out_a0, >> + qdss_cti_trig_out_a1, qdss_cti_trig_out_b0, qdss_cti_trig_out_b1, >> + qdss_traceclk_a, qdss_traceclk_b, qdss_tracectl_a, qdss_tracectl_b, >> + qdss_tracedata_a, qdss_tracedata_b, qspi_clk, qspi_cs, qspi0, qspi1, >> + qspi2, qspi3, reset_out, sdc1_clk, sdc1_cmd, sdc10, sdc11, sdc12, >> + sdc13, wci0, wci1, wci2, wci3, wci4, wci5, wci6, wci7, wsa_swrm, >> + wsi_clk3, wsi_data3, wsis_reset, xfem0, xfem1, xfem2, xfem3, xfem4, >> + xfem5, xfem6, xfem7 ] >> + >> + drive-strength: >> + enum: [2, 4, 6, 8, 10, 12, 14, 16] >> + default: 2 >> + description: >> + Selects the drive strength for the specified pins, in mA. >> + >> + bias-pull-down: true >> + >> + bias-pull-up: true >> + >> + bias-disable: true >> + >> + output-high: true >> + >> + output-low: true >> + >> + required: >> + - pins >> + - function >> + >> + additionalProperties: false >> + >> +required: >> + - compatible >> + - reg >> + - interrupts >> + - interrupt-controller >> + - '#interrupt-cells' >> + - gpio-controller >> + - '#gpio-cells' >> + - gpio-ranges > Missing allOf with reference to pinctrl schema.   ok, will fix this. Regards,   Sricharan