Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp799498iog; Fri, 24 Jun 2022 14:32:26 -0700 (PDT) X-Google-Smtp-Source: AGRyM1t7A3kxScQ2i79VEH8aDhHrK+IXFeQj7pnrQ88aXpse7RRZTRYfcDddStVczSX6Vqp3qtLq X-Received: by 2002:a63:3545:0:b0:40c:95f7:d114 with SMTP id c66-20020a633545000000b0040c95f7d114mr800369pga.150.1656106345928; Fri, 24 Jun 2022 14:32:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1656106345; cv=none; d=google.com; s=arc-20160816; b=fF4YajAnS52E/I68VL6WE8c/SnqEM7OLLiRCgZJGIIPk1JD/GA5a/ccH8qMayP5TyF 88tmnpe+EsmOHCYIEVXsfVDltTQ/ZXV+zTCoGdoBoI+ekVo0Rfowd5iQK1MDEFvRUsYW pLKVmiBzjGT5ZeM9iy4jJXsnZCIwxAz39Zonml2lundpI1jFZ3qkyKQ0GH4BdwvlpwhK cUWK9ify7LgSr4oPJ9/ikNU9QT6OkyXqYRo4FMgdEuMp0WNt3D5evJAhoQLREHJMOv/4 7T+G7SbkA379+40wFINKt/bL0djw5zom9dahdOEAJJMW01b9fY7YKx8rQMDjH/Q5M1Gq zflg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=sTe7k58RVJ0rUQwZQpvbwBnM+b4zUpJmuoPiAx3xSW8=; b=lPK6gFp2jgqsUi8umdg0MvgOBcksBUu0BOCp9kvNUupUiJx3P9vlCnpjCKq4lOJAhU 5qxH5yaJuts0fTRKdm++IRaJoMRHKT/9lzMEpJkt7bGvwke+UtJ4J5UeOWowyhjW4i4i yNY9t5jEVYJPzZ3PWWblq7PncGaug0tSKPtZtR9O8jVKYdrPRLDDRA3yxwCMMDDGSG6K fD/7vwh7HE8irstsc5R13uVb84d8irpH+nc3x7F3AWGGmgubYFE76dq6LpAHnbk1lBYz fUhp9Ot/6uk3hwCozRAMhMbZzhXn/TFIcwA7ZWhgPYE3mmAUwSye1HzC3PHOAWwGqFdF DrzQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=h4BSSqve; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ns5-20020a17090b250500b001e866c2c666si6996368pjb.94.2022.06.24.14.32.11; Fri, 24 Jun 2022 14:32:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=h4BSSqve; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231875AbiFXUyy (ORCPT + 99 others); Fri, 24 Jun 2022 16:54:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57592 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229998AbiFXUyx (ORCPT ); Fri, 24 Jun 2022 16:54:53 -0400 Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CA7BC828BB; Fri, 24 Jun 2022 13:54:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1656104092; x=1687640092; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=Mw1xWYvDJeQcXuK+ybShkvh0NRNvcsPV/txknrV1pAI=; b=h4BSSqveI65NsdYuj/jNPMtS+mF0OPiNVQQZffWqhjzpN0RqKcSaI+Tf tDSTGIYzXWT7XfC07fXHpNuHESD03Ae3lt5lE5/UFiUs9hOTaVQLwngvA 2fmJrvRrhiJccYXDPubhiuwZA5A3R/qKTRRQAm67k+IHh84AMCy1SFrRY kLw2mKNoP0Mp/tdKmRYTUdWqq0jxnXnDZDh4Szskkk1Ph5AwRWXjpYHgi 5/zFtgGP+wafjrETkpP3aY9gJArouwNhBJ+FkFnIcI7jAV7yB14DNMd3d UEeSlvq0mO716K5Nq7mR3ONCsn6k2LpqfeQ+Mq4shciwag4zCeeDAOnmj g==; X-IronPort-AV: E=McAfee;i="6400,9594,10388"; a="281824573" X-IronPort-AV: E=Sophos;i="5.92,220,1650956400"; d="scan'208";a="281824573" Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Jun 2022 13:54:50 -0700 X-IronPort-AV: E=Sophos;i="5.92,220,1650956400"; d="scan'208";a="593384265" Received: from vhavel-mobl.ger.corp.intel.com (HELO ijarvine-MOBL2.ger.corp.intel.com) ([10.251.216.91]) by fmsmga007-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Jun 2022 13:54:48 -0700 From: =?UTF-8?q?Ilpo=20J=C3=A4rvinen?= To: linux-serial@vger.kernel.org, Greg KH , Jiri Slaby , Andy Shevchenko , linux-kernel@vger.kernel.org Cc: =?UTF-8?q?Ilpo=20J=C3=A4rvinen?= Subject: [PATCH v3 3/6] serial: Use bits for UART_LSR_BRK_ERROR_BITS/MSR_ANY_DELTA Date: Fri, 24 Jun 2022 23:54:21 +0300 Message-Id: <20220624205424.12686-4-ilpo.jarvinen@linux.intel.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20220624205424.12686-1-ilpo.jarvinen@linux.intel.com> References: <20220624205424.12686-1-ilpo.jarvinen@linux.intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Instead of listing the bits for UART_LSR_BRK_ERROR_BITS and UART_MSR_ANY_DELTA in comment, use them to define instead. Reviewed-by: Jiri Slaby Signed-off-by: Ilpo Järvinen --- include/uapi/linux/serial_reg.h | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/include/uapi/linux/serial_reg.h b/include/uapi/linux/serial_reg.h index f51bc8f36813..bab3b39266cc 100644 --- a/include/uapi/linux/serial_reg.h +++ b/include/uapi/linux/serial_reg.h @@ -139,7 +139,7 @@ #define UART_LSR_PE 0x04 /* Parity error indicator */ #define UART_LSR_OE 0x02 /* Overrun error indicator */ #define UART_LSR_DR 0x01 /* Receiver data ready */ -#define UART_LSR_BRK_ERROR_BITS 0x1E /* BI, FE, PE, OE bits */ +#define UART_LSR_BRK_ERROR_BITS (UART_LSR_BI|UART_LSR_FE|UART_LSR_PE|UART_LSR_OE) #define UART_MSR 6 /* In: Modem Status Register */ #define UART_MSR_DCD 0x80 /* Data Carrier Detect */ @@ -150,7 +150,7 @@ #define UART_MSR_TERI 0x04 /* Trailing edge ring indicator */ #define UART_MSR_DDSR 0x02 /* Delta DSR */ #define UART_MSR_DCTS 0x01 /* Delta CTS */ -#define UART_MSR_ANY_DELTA 0x0F /* Any of the delta bits! */ +#define UART_MSR_ANY_DELTA (UART_MSR_DDCD|UART_MSR_TERI|UART_MSR_DDSR|UART_MSR_DCTS) #define UART_SCR 7 /* I/O: Scratch Register */ -- 2.30.2