Received: by 2002:a6b:fb09:0:0:0:0:0 with SMTP id h9csp3654413iog; Mon, 27 Jun 2022 23:05:06 -0700 (PDT) X-Google-Smtp-Source: AGRyM1uGyPVBMOQqKIkjxa8P92/ACsEp8rqsKy1Xsy7eXa9ricppcy3zH4WUdT00R7+DIIsOwVoR X-Received: by 2002:a63:7b18:0:b0:40c:9f14:981 with SMTP id w24-20020a637b18000000b0040c9f140981mr16430190pgc.176.1656396306649; Mon, 27 Jun 2022 23:05:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1656396306; cv=none; d=google.com; s=arc-20160816; b=E3AWD7DWsr1VEYwtNafDuxuGYSeDXYdhPgl+u/xTanVPEBdLigcTMnGk2ElGQD4LHD D7AFvR/1MnvM1OyRg+7GbZjqGLQtkR4ek/w94pvr4CtUcnktYmaJgEzBVxqd+8wx+xmt 5XhFvKuqifHMgDnmof2DYL6UzrgVgf0PvSWD9qXdVl31YgJu+gIHPb2hMcdojfKEpRUU S6EUZJ9AVO+NdUognsvyzmZrgzwJPdvieRmlb0ULNhuxlGIzQfttZG5adQC1tlr0reyt i2/4+VE9vZBA1F5r8eannAKj1NR3/BWO7I8ETr9d5PPwn/CryZ8ESM9i5gGsmq9ZvUua nLrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=ZOFIzzxgdd4Ofgh8k/nCeoLR+zNbypkEb0hbyzA2ft0=; b=Vg2T61Q70aNNHUsDZPoR0wW78lSrgeccLT5Lrp9lbNPlu/K0VI2qper1ECqN2xXbuN uWrq55+sWcCnWmo0rru4C0xyIpVqGsQwsv56b5gOU/Oa9KasyErkq9o/EnfaRJv2yadC aRPiWF4W9ubS5HVXrWi12MJfObwIH1UMeWhkth3/GU8tblpQKr3ZYhDRhK7ao69JtSAL cbYZxH3IrI9WjkfIAwczreQul8mUtWkBKUWPZRPVIIMJeF5Tcvv9KnIgs30d6ngoiC/7 2z/fFuC23ApEaCh1WxNmP/xu/jKn/3bTF4v9VPrMKkjXOB2m9eJE/MPSEyNC6qTSvDOG WF8w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=EMWHXWA5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id v18-20020a17090ae99200b001ecfa700814si19386913pjy.65.2022.06.27.23.04.53; Mon, 27 Jun 2022 23:05:06 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=EMWHXWA5; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S245080AbiF1Fpf (ORCPT + 99 others); Tue, 28 Jun 2022 01:45:35 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57260 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S245043AbiF1Fpc (ORCPT ); Tue, 28 Jun 2022 01:45:32 -0400 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DF34B1CFEA; Mon, 27 Jun 2022 22:45:30 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 25S5jK6L068682; Tue, 28 Jun 2022 00:45:20 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1656395120; bh=ZOFIzzxgdd4Ofgh8k/nCeoLR+zNbypkEb0hbyzA2ft0=; h=From:To:CC:Subject:Date; b=EMWHXWA5ZXZ+cRcTmpjImd4FLaLRVdAKlQV64aMGKI617GJfoQ2N+jADltGrdYMqH twwbEZnXNQRantzdZAGDtXiX170/C7Uz0WHnlpT2IWKjUKEiYmsFIN5ExonaajRclQ 50pt+IOKmr5tEs7okRLO4OQ5Fke30tI6bH+sRoSo= Received: from DLEE106.ent.ti.com (dlee106.ent.ti.com [157.170.170.36]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 25S5jKKf014983 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 28 Jun 2022 00:45:20 -0500 Received: from DLEE103.ent.ti.com (157.170.170.33) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Tue, 28 Jun 2022 00:45:19 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via Frontend Transport; Tue, 28 Jun 2022 00:45:19 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 25S5jJTJ030296; Tue, 28 Jun 2022 00:45:19 -0500 From: Jayesh Choudhary To: CC: , , , , , , , Subject: [PATCH] arm64: dts: ti: k3-j721s2-main: Enable crypto accelerator Date: Tue, 28 Jun 2022 11:15:18 +0530 Message-ID: <20220628054518.350717-1-j-choudhary@ti.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.8 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the node for SA2UL for supporting hardware crypto algorithms, including SHA1, SHA256, SHA512, AES, 3DES and AEAD suites. Signed-off-by: Jayesh Choudhary --- There is a dependency of this patch on a dmaengine patch: This patch adds the PSIL threads for main domain SA2UL. Without the above patch, dma-controller fails to get the channel and tcrypt module does software crypto. But it does not break boot since its runtime and not compile-time. Testing log: arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi index 34e7d577ae13..79ca34a7e34f 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi @@ -72,6 +72,20 @@ pinctrl-single,function-mask = <0xffffffff>; }; + main_crypto: crypto@4e00000 { + compatible = "ti,j721e-sa2ul"; + reg = <0x00 0x4e00000 0x00 0x1200>; + power-domains = <&k3_pds 297 TI_SCI_PD_SHARED>; + #address-cells = <2>; + #size-cells = <2>; + ranges = <0x00 0x04e00000 0x00 0x04e00000 0x00 0x30000>; + + dmas = <&main_udmap 0xca40>, <&main_udmap 0x4a40>, + <&main_udmap 0x4a41>; + dma-names = "tx", "rx1", "rx2"; + dma-coherent; + }; + main_uart0: serial@2800000 { compatible = "ti,j721e-uart", "ti,am654-uart"; reg = <0x00 0x02800000 0x00 0x200>; -- 2.17.1