Received: by 2002:ac0:de83:0:0:0:0:0 with SMTP id b3csp1308025imk; Sun, 3 Jul 2022 23:46:53 -0700 (PDT) X-Google-Smtp-Source: AGRyM1vy9HnyjIQoUQ9Pk7SdB/LhlwrB2khArjKn2xMEwiONcPMNcLGgl9ci0LlUl87ywX22ddCN X-Received: by 2002:a17:907:6d92:b0:726:cbdd:465e with SMTP id sb18-20020a1709076d9200b00726cbdd465emr28021090ejc.155.1656917213354; Sun, 03 Jul 2022 23:46:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1656917213; cv=none; d=google.com; s=arc-20160816; b=fEekb/SFqOllmR1Z0I6auBDMrsj8xBecU0g+WOSzCHAaFzIlhvaRUmzdsWFFrRgCd7 uQUlN545aEX3Ad6npoMmaMSl7whD6fM0SuSHrOuWRF2LWZw1XRQ/m8OlCWFcQQhwUVLj NheP83difaNex7Y71NbDJ2fwHPEID4SJNdzxZLL7hmlsMvHCqcYvmbVY/XBLoGYzdoY+ pNlzoYUo0fTSq2t1odhoX+e9lKqMVlbB5tg2CJPZWhlL5Pb/2tG+iHnG5b4584NX5U7J LJD+o3PZy8yllLPv/CVV8CsV88vOtX0ma2SMRdpi7Z0Re6m6qGvoZNAcZALIm47wfwEH jrHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=No3olVuKWTluyVtAc5JHLOrIUvExF+0jhrs/WRhc5eI=; b=NDIceA0XD8XA/j2T08yCVnLO65YIsCe5BnWE9qvHnWVvRu4nwAd/kLMNWFZMVIeei5 7a+WfN9KdnBEjQbizetX3Kts70qwcRIFNgEOYEtIdGwR1RYV1JtcoSv4Tl6ba/nWKkPp uurzmEPm524n7CUHXbls7NxiZbLWSlrFNi4RrvnfCH+0wr9K0iw96goOn8R965DmzKUo GoJO9ohSz2cdn4KFXXmliXVEDnAt5Ja+KM/1HPCHMjS0Yr3Z4Z/PaJku7VeeAzD1UC+c 1QLtw9hKakHQ8M1Bl0VvOLNKwtCH67WT1uc5YUyvPB0vNrP1Guvqjs6Q6hj7pqyI+uch TBQg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id gq6-20020a170906e24600b00726294d9636si31367646ejb.396.2022.07.03.23.46.28; Sun, 03 Jul 2022 23:46:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232774AbiGDGOh (ORCPT + 99 others); Mon, 4 Jul 2022 02:14:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37426 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232790AbiGDGO1 (ORCPT ); Mon, 4 Jul 2022 02:14:27 -0400 Received: from loongson.cn (mail.loongson.cn [114.242.206.163]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id BB28F7671 for ; Sun, 3 Jul 2022 23:14:24 -0700 (PDT) Received: from lingfengzhe-ms7c94.loongson.cn (unknown [192.168.200.1]) by mail.loongson.cn (Coremail) with SMTP id AQAAf9AxeeA6hcJi0foHAA--.19629S2; Mon, 04 Jul 2022 14:14:18 +0800 (CST) From: huqi To: Huacai Chen , WANG Xuerui , Jiaxun Yang Cc: loongarch@lists.linux.dev, linux-kernel@vger.kernel.org, Qi Hu Subject: [PATCH] LoongArch: Clean useless vcsr in loongarch_fpu. Date: Mon, 4 Jul 2022 14:14:02 +0800 Message-Id: <20220704061402.683762-1-huqi@loongson.cn> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CM-TRANSID: AQAAf9AxeeA6hcJi0foHAA--.19629S2 X-Coremail-Antispam: 1UD129KBjvJXoW7Kr1DZFyxury7JFWUur1fXrb_yoW8tF1kpF 9rZrn7GF4rWFn3JFyDt3s5WrWkJwnrGw1aga42ka4fCrsrX3WUXrykAryDXFyjqa1xKrW0 gF1rGw1Sq3WUJ3JanT9S1TB71UUUUU7qnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2 9KBjDU0xBIdaVrnUUvcSsGvfC2KfnxnUUI43ZEXa7xR_UUUUUUUUU== X-CM-SenderInfo: pkxtxqxorr0wxvrqhubq/1tbiAQAQCV3QvPwhdwAtsu X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_PASS, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Qi Hu The `vcsr` do not use anymore. Remove this member from `loongarch_fpu`. Signed-off-by: Qi Hu --- arch/loongarch/include/asm/fpregdef.h | 1 - arch/loongarch/include/asm/processor.h | 2 -- arch/loongarch/kernel/asm-offsets.c | 1 - arch/loongarch/kernel/fpu.S | 10 ---------- 4 files changed, 14 deletions(-) diff --git a/arch/loongarch/include/asm/fpregdef.h b/arch/loongarch/include/asm/fpregdef.h index adb16e4b43b0..b6be527831dd 100644 --- a/arch/loongarch/include/asm/fpregdef.h +++ b/arch/loongarch/include/asm/fpregdef.h @@ -48,6 +48,5 @@ #define fcsr1 $r1 #define fcsr2 $r2 #define fcsr3 $r3 -#define vcsr16 $r16 #endif /* _ASM_FPREGDEF_H */ diff --git a/arch/loongarch/include/asm/processor.h b/arch/loongarch/include/asm/processor.h index 1d63c934b289..57ec45aa078e 100644 --- a/arch/loongarch/include/asm/processor.h +++ b/arch/loongarch/include/asm/processor.h @@ -80,7 +80,6 @@ BUILD_FPR_ACCESS(64) struct loongarch_fpu { unsigned int fcsr; - unsigned int vcsr; uint64_t fcc; /* 8x8 */ union fpureg fpr[NUM_FPU_REGS]; }; @@ -161,7 +160,6 @@ struct thread_struct { */ \ .fpu = { \ .fcsr = 0, \ - .vcsr = 0, \ .fcc = 0, \ .fpr = {{{0,},},}, \ }, \ diff --git a/arch/loongarch/kernel/asm-offsets.c b/arch/loongarch/kernel/asm-offsets.c index bfb65eb2844f..20cd9e16a95a 100644 --- a/arch/loongarch/kernel/asm-offsets.c +++ b/arch/loongarch/kernel/asm-offsets.c @@ -166,7 +166,6 @@ void output_thread_fpu_defines(void) OFFSET(THREAD_FCSR, loongarch_fpu, fcsr); OFFSET(THREAD_FCC, loongarch_fpu, fcc); - OFFSET(THREAD_VCSR, loongarch_fpu, vcsr); BLANK(); } diff --git a/arch/loongarch/kernel/fpu.S b/arch/loongarch/kernel/fpu.S index 75c6ce0682a2..a631a7137667 100644 --- a/arch/loongarch/kernel/fpu.S +++ b/arch/loongarch/kernel/fpu.S @@ -146,16 +146,6 @@ movgr2fcsr fcsr0, \tmp0 .endm - .macro sc_save_vcsr base, tmp0 - movfcsr2gr \tmp0, vcsr16 - EX st.w \tmp0, \base, 0 - .endm - - .macro sc_restore_vcsr base, tmp0 - EX ld.w \tmp0, \base, 0 - movgr2fcsr vcsr16, \tmp0 - .endm - /* * Save a thread's fp context. */ -- 2.36.1