Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Tue, 5 Jul 2022 11:45:05 +0530
From:   Vinod Koul <vkoul@kernel.org>
To:     Vidya Sagar <vidyas@nvidia.com>
Cc:     bhelgaas@google.com, lorenzo.pieralisi@arm.com, robh+dt@kernel.org,
        thierry.reding@gmail.com, jonathanh@nvidia.com, kishon@ti.com,
        kw@linux.com, krzk@kernel.org, p.zabel@pengutronix.de,
        mperttunen@nvidia.com, linux-pci@vger.kernel.org,
        devicetree@vger.kernel.org, linux-tegra@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-phy@lists.infradead.org,
        kthota@nvidia.com, mmaddireddy@nvidia.com, sagar.tv@gmail.com
Subject: Re: [PATCH V3 08/11] phy: tegra: Add PCIe PIPE2UPHY support for
 Tegra234
Message-ID: <YsPW6VKjMGP0qKSg@matsya>
References: <20220629060435.25297-1-vidyas@nvidia.com>
 <20220629060435.25297-9-vidyas@nvidia.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20220629060435.25297-9-vidyas@nvidia.com>
Precedence: bulk

On 29-06-22, 11:34, Vidya Sagar wrote:
> Synopsys DesignWare core based PCIe controllers in Tegra234 SoC
> interface with Universal PHY (UPHY) module through a PIPE2UPHY (P2U)
> module. For each PCIe lane of a controller, there is a P2U unit
> instantiated at hardware level. This driver provides support for the
> programming required for each P2U that is going to be used for a PCIe
> controller.

Applied, thanks

-- 
~Vinod