Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Tue, 5 Jul 2022 14:47:51 -0600
From:   Rob Herring <robh@kernel.org>
To:     Kartik <kkartik@nvidia.com>
Cc:     thierry.reding@gmail.com, devicetree@vger.kernel.org,
        akhilrajeev@nvidia.com, tglx@linutronix.de, sumitg@nvidia.com,
        rgumasta@nvidia.com, pshete@nvidia.com, vidyas@nvidia.com,
        krzysztof.kozlowski+dt@linaro.org, jonathanh@nvidia.com,
        linux-tegra@vger.kernel.org, amhetre@nvidia.com,
        daniel.lezcano@linaro.org, robh+dt@kernel.org, spujar@nvidia.com,
        linux-kernel@vger.kernel.org, mperttunen@nvidia.com
Subject: Re: [PATCH v3 1/6] dt-bindings: timer: Add Tegra186 & Tegra234 Timer
Message-ID: <20220705204751.GA2596558-robh@kernel.org>
References: <1656922422-25823-1-git-send-email-kkartik@nvidia.com>
 <1656922422-25823-2-git-send-email-kkartik@nvidia.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1656922422-25823-2-git-send-email-kkartik@nvidia.com>
Precedence: bulk

On Mon, 04 Jul 2022 13:43:37 +0530, Kartik wrote:
> The Tegra186 timer provides ten 29-bit timer counters and one 32-bit
> timestamp counter. The Tegra234 timer provides sixteen 29-bit timer
> counters and one 32-bit timestamp counter. Each NV timer selects its
> timing reference signal from the 1 MHz reference generated by USEC,
> TSC or either clk_m or OSC. Each TMR can be programmed to generate
> one-shot, periodic, or watchdog interrupts.
> 
> Signed-off-by: Kartik <kkartik@nvidia.com>
> ---
>  .../bindings/timer/nvidia,tegra186-timer.yaml | 109 ++++++++++++++++++
>  1 file changed, 109 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/timer/nvidia,tegra186-timer.yaml
> 

Reviewed-by: Rob Herring <robh@kernel.org>