Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Liu Ying <victor.liu@nxp.com>
To:     linux-phy@lists.infradead.org, devicetree@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org
Cc:     kishon@ti.com, vkoul@kernel.org, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org,
        s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com,
        linux-imx@nxp.com, krzysztof.kozlowski@linaro.org
Subject: [PATCH v4 2/3] dt-bindings: phy: Add Freescale i.MX8qm Mixel LVDS PHY binding
Date:   Wed,  6 Jul 2022 11:48:09 +0800
Message-Id: <20220706034810.2352641-3-victor.liu@nxp.com>
In-Reply-To: <20220706034810.2352641-1-victor.liu@nxp.com>
References: <20220706034810.2352641-1-victor.liu@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?pZVDXTlSBVd58KgmWqhfWHVKFPMkyNzgeCOqkbirL3GxFlv1EDF9WfaaHt3R?=
 =?us-ascii?Q?3Fy35rXMJi5UyvIEPSERH1PsibeY0kCkoU8GMN847In5GgulRiBxzEW9r7Wo?=
 =?us-ascii?Q?WdNH96Iih5JvtXqxkPUjX+AKTRRdxYG6kp1XyPFf74h5dNgJOaihzHg6zOW0?=
 =?us-ascii?Q?9Djy7BFB1a3ztOfJEi8JH7AQw7nP4MRVoCaYCllSjzgr64H4AShBHxtZb1Ae?=
 =?us-ascii?Q?ZW6AwnF684TFgmnH1Y7LQacunejACw7NYRMUA4CVTdDz9fHTJ7Qq9LdOca0Z?=
 =?us-ascii?Q?NeU9BPhJewvoYqtcygAc4rp1ejEHICs67Ak35iLwKmPpzEqbgu0c1cMYSY2W?=
 =?us-ascii?Q?UnG8tvcw0LrUq1lQwIxwXMmEk1k5mONcHyUTHu92ldLhGkzm2T1lTKVt9Qfb?=
 =?us-ascii?Q?eWSxsK0UPZ+WWLyhJYktx1vcTCRsPIstGk1AAJbRyUzVEOQDNiBtToQKkJ9k?=
 =?us-ascii?Q?2onHz9NGy8Fds2jbao4EAaPrqpbD+8z6xQAMIfY93gQmX8RvuXA4IJM52C9y?=
 =?us-ascii?Q?3DgNtv7HL+7tdRd9X7MsnrBQUJQ6W3dAjeZU5oFwDxsYSgGpeZ6QP2KmvjPU?=
 =?us-ascii?Q?C0sARaq9zCw74a9wVkT0SUXLKJS6Isan/IZE1axB11l3wigHraw59QmW+4ab?=
 =?us-ascii?Q?AQS56T3YByc0Uf+/cAF0Ecfvm18vfldZXlnp+norn6tZwY16Rc+YE6Nt+p+m?=
 =?us-ascii?Q?kzfo+yEpzh6AAjnPtNggF+2MvsUlzuz+DCvH8K1wGs2PFAtxe5m5R5DiDO6m?=
 =?us-ascii?Q?EI2hTfHCAH+os/PiQljuavSKALk6oB4sqIr50cFv3ByAtaCNqr/UXu76j2Xe?=
 =?us-ascii?Q?eWB3fzyS2ZbJV3XzzQn546WBU8JFeu/WByTwMJFpq9kH/Z+CfQfEoyFbJitC?=
 =?us-ascii?Q?uM10sV2J+J4eo4jyAmL4lO7sota2oshIHVreljEx1O7NDeam+lLUUKe9qR4R?=
 =?us-ascii?Q?lwFOImMzpcZWJOO43J94ud3oFwswiUqzV/DWf6zUaE2yds3rdmi+AoFx6+Hn?=
 =?us-ascii?Q?Z+kNILGYORYCAaiTyJvIF0eZrH+8Cg3nJzm2DTRkxtW5fmV/K5hsP25liSyt?=
 =?us-ascii?Q?Y3PuqQeqKmf3WDqrRmXM4kCUk+Q2J7ClP1W8/cy3h7dzhwJc3SrOw2K+qYar?=
 =?us-ascii?Q?kahcHjbhcXWHIt8JTfWRN6wGgg+U426qVPZ1MmC5JPmeY01RqZCuKteMxfwK?=
 =?us-ascii?Q?ghQOkDQZZH5whScb/P+Efa6xfGJKNDkeX6tbNf54arXz4XjkT8eaeMcOStv9?=
 =?us-ascii?Q?mzL+8D8tBQN7ElllOixKB2o8nj/EekbDrywWjm1zdW/DQcyrrC5yGTqYoddK?=
 =?us-ascii?Q?vL4qzvC1Mc6/deawe7iRsSetALxf7HwJqWk8rN9gVY+Z+s2DUmr9evthBK/U?=
 =?us-ascii?Q?KoYhIotcEQbIL/yw2v5oCJhn1D1ITp5vxkseIGmIWmjDs3evwtUi9lfm0B6z?=
 =?us-ascii?Q?zjgyMiEx+GdFQLkDQOuLNj8ENVdj8J90P8D4e7+Ruew1sWplz5Tb7B4Lmr3B?=
 =?us-ascii?Q?8xkvjmCwvWJPW3ZFGhYOQ9rix6+rCA/9bTJ7g5k8vK5rvx7gtsdOaCZG6xJf?=
 =?us-ascii?Q?onf6AYAXo9kjUOZKa5qz9gqVsA+HTA28ohJcI8Y1?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: c50f23c5-1c53-46e8-4beb-08da5f02239b
X-MS-Exchange-CrossTenant-AuthSource: AM7PR04MB7046.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jul 2022 03:46:42.0486
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 6qANtd+mwwDA3ML03dETnfiY6I1YA8WAMba0Kyalr5ScVYpLaSu1Q6kBdYp56RgRNSsvqsaDcWqAKFF3uUWaxg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VE1PR04MB6463
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add bindings for Mixel LVDS PHY found on Freescale i.MX8qm SoC.

Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Liu Ying <victor.liu@nxp.com>
---
v3->v4:
* Add Krzysztof's R-b tag.

v2->v3:
* Change compatible string from 'mixel,lvds-phy' to
  'mixel,28fdsoi-lvds-1250-8ch-tx-pll'. (Krzysztof)
* Rename dt-binding file to 'fsl,imx8qm-lvds-phy.yaml'. (Krzysztof)

v1->v2:
* Set fsl,imx8qm-lvds-phy' and 'mixel,lvds-phy' as compatible's enum. (Krzysztof)
* Skip 'clock-names' property. (Krzysztof)
* Drop 'This patch' from commit message. (Krzysztof)

 .../bindings/phy/fsl,imx8qm-lvds-phy.yaml     | 61 +++++++++++++++++++
 1 file changed, 61 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml

diff --git a/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml b/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml
new file mode 100644
index 000000000000..8767e48c71a6
--- /dev/null
+++ b/Documentation/devicetree/bindings/phy/fsl,imx8qm-lvds-phy.yaml
@@ -0,0 +1,61 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/phy/fsl,imx8qm-lvds-phy.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Mixel LVDS PHY for Freescale i.MX8qm SoC
+
+maintainers:
+  - Liu Ying <victor.liu@nxp.com>
+
+description: |
+  The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC.
+  It converts two groups of four 7/10 bits of CMOS data into two
+  groups of four data lanes of LVDS data streams. A phase-locked
+  transmit clock is transmitted in parallel with each group of
+  data streams over a fifth LVDS link. Every cycle of the transmit
+  clock, 56/80 bits of input data are sampled and transmitted
+  through the two groups of LVDS data streams. Together with the
+  transmit clocks, the two groups of LVDS data streams form two
+  LVDS channels.
+
+  The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled
+  by Control and Status Registers(CSR) module in the SoC. The CSR
+  module, as a system controller, contains the PHY's registers.
+
+properties:
+  compatible:
+    enum:
+      - fsl,imx8qm-lvds-phy
+      - mixel,28fdsoi-lvds-1250-8ch-tx-pll
+
+  "#phy-cells":
+    const: 1
+    description: |
+      Cell allows setting the LVDS channel index of the PHY.
+      Index 0 is for LVDS channel0 and index 1 is for LVDS channel1.
+
+  clocks:
+    maxItems: 1
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - "#phy-cells"
+  - clocks
+  - power-domains
+
+additionalProperties: false
+
+examples:
+  - |
+    #include <dt-bindings/firmware/imx/rsrc.h>
+    phy {
+        compatible = "fsl,imx8qm-lvds-phy";
+        #phy-cells = <1>;
+        clocks = <&clk IMX_SC_R_LVDS_0 IMX_SC_PM_CLK_PHY>;
+        power-domains = <&pd IMX_SC_R_LVDS_0>;
+    };
-- 
2.25.1