Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp2327323imw; Wed, 6 Jul 2022 04:12:18 -0700 (PDT) X-Google-Smtp-Source: AGRyM1uGUkeKICMgV1DWvLVOmZjzqcSkKNCCDmsIIHsQOqDogRI6ifDBwW/2qSBvxza9l5Jw3GLl X-Received: by 2002:a17:906:794a:b0:722:efd0:862f with SMTP id l10-20020a170906794a00b00722efd0862fmr38345206ejo.650.1657105938063; Wed, 06 Jul 2022 04:12:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1657105938; cv=none; d=google.com; s=arc-20160816; b=SEmqDOH4MBDKidWZWQUwoWXV649H61LZP3z6fRHKbtJ5y3p3FWFKRrXt0L9GkY0fKj Ku9+kmKJVb11EHVM3/XQGQvbaEXIXCriZC3kk/h3ZQcvYsO03ntjQt34k5RTWGp063R7 XWFF6B/P4CgL3y+Qz4DDUufU4y6SFj33n9bIrpjgRDWnGgs80MfvX0yRl0A9a6Ji9FqJ dSDo44JQldrzgjrnn/jBSSkxVwvnB9QW7VmYAlGRHfbR3p6bCBxcvOdqLFd7Db59T+ui sQzvX8L9q4bSIZ+ejrjt0qzrueUbI2wecLe11Q693qkWSYsh8nfHF3sRcl27TSNMgVW7 sGFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=xyhzK37KRvCHF0H09QKCV+Y+vKnFiuz6cT4qnXF0v9c=; b=f6PKwSi11UoBFbRd3TDb7mpIUok4qJ9r0Xa5GI8Wt32XenoVJ4wjab+Ch4siIWZ0Wp hE8JutD0YDRhgmQ4ODpwd29nQPR7PJ/5nXFlkpDx2539QZervrPLIP/xW7+MyMTVgGnG Yttm4lR+J3o2N7C9J1JQzLYVe/tVonztvuEmWuKtSZLp8Yn3pP6EVXgJ7cshxA13R06L EIHIS9K4w6W//oQEJpyszSvQ24dLUjn7ZGQcGXd/p4KBLjyal9FpBPDnMjJuj+Bpnv3s 7hrW989gAXkHsJy2hAIt9FxzMMdgXGxTSfxDqIdK1CGN1/HUq8qGIm0nOSZVPYf9pB/c lKWg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=TvokuYFZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id du14-20020a17090772ce00b0071208640567si21308542ejc.529.2022.07.06.04.11.52; Wed, 06 Jul 2022 04:12:18 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=TvokuYFZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232617AbiGFLGz (ORCPT + 99 others); Wed, 6 Jul 2022 07:06:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45872 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232468AbiGFLGv (ORCPT ); Wed, 6 Jul 2022 07:06:51 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0C3A424BFA; Wed, 6 Jul 2022 04:06:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1657105611; x=1688641611; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=8DkB6zMFKivr1dnOT08hpdq1JLvJLhi0sX2EmAi8FgQ=; b=TvokuYFZv4kyEnAhAkFDp4F2MVAOS4Qy7IGSGnYj/DBhWpzX/3bZYSRt hO8XYsq4PnEnuPjtxFpaeDdRLhmZtWMfJ35CgL/6tkREaAuw0tEjsM7nS mq45vYOnCGF0CFBjbpfQgPc34K3O7eR8IE34IB4VFLvZNRzmLyqImRKjS aHgZodaOtz0ICb+q+EMl28cbcXVfo4QtUzb5GGn0T0RJ+mQiPcK2PZcS4 hmQA+wVNGhKcZNAU1IXgVtWPbPkRyuE/udJCB7IJ92YyZNzlsbVJMGVSb 2HVxynDTYJqGR/ruEVexwcDyvIUOK/jauVW7GN22RSl4yq5nldsPXx4fA w==; X-IronPort-AV: E=Sophos;i="5.92,249,1650956400"; d="scan'208";a="170982030" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 06 Jul 2022 04:06:49 -0700 Received: from chn-vm-ex02.mchp-main.com (10.10.85.144) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Wed, 6 Jul 2022 04:06:48 -0700 Received: from kavya.microchip.com (10.10.115.15) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Wed, 6 Jul 2022 04:06:44 -0700 From: Kavyasree Kotagiri To: , , , , , CC: , , , Subject: [PATCH v7 1/3] dt-bindings: mfd: Convert atmel-flexcom to json-schema Date: Wed, 6 Jul 2022 09:06:17 -0200 Message-ID: <20220706110619.71729-2-kavyasree.kotagiri@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220706110619.71729-1-kavyasree.kotagiri@microchip.com> References: <20220706110619.71729-1-kavyasree.kotagiri@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-5.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the Atmel flexcom device tree bindings to json schema. Signed-off-by: Kavyasree Kotagiri --- v6 -> v7: - Change filename to atmel,sama5d2-flexcom.yaml - Add #address-cells, #size-cells to flexcom node - Fixed warnings. v5 -> v6: - Removed spi node from example as suggested by Rob and also pattern properties(spi dt-bindings conversion to yaml patch is under review). Once that is accepted, I will add back spi example through new patch. v4 -> v5: - Fixed indentations. v3 -> v4: - Corrected format of enum used for compatible string. v2 -> v3: - used enum for compatible string. - changed irq flag to IRQ_TYPE_LEVEL_HIGH in example. - fixed dtschema errors. v1 -> v2: - Fix title. .../bindings/mfd/atmel,sama5d2-flexcom.yaml | 74 +++++++++++++++++++ .../devicetree/bindings/mfd/atmel-flexcom.txt | 63 ---------------- 2 files changed, 74 insertions(+), 63 deletions(-) create mode 100644 Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml delete mode 100644 Documentation/devicetree/bindings/mfd/atmel-flexcom.txt diff --git a/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml b/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml new file mode 100644 index 000000000000..864f490ffb83 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/atmel,sama5d2-flexcom.yaml @@ -0,0 +1,74 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/atmel,sama5d2-flexcom.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel Flexcom (Flexible Serial Communication Unit) + +maintainers: + - Kavyasree Kotagiri + +description: + The Atmel Flexcom is just a wrapper which embeds a SPI controller, + an I2C controller and an USART. Only one function can be used at a + time and is chosen at boot time according to the device tree. + +properties: + compatible: + enum: + - atmel,sama5d2-flexcom + + reg: + maxItems: 1 + + clocks: + maxItems: 1 + + "#address-cells": + const: 1 + + "#size-cells": + const: 1 + + ranges: + description: + One range for the full I/O register region. (including USART, + TWI and SPI registers). + items: + maxItems: 3 + + atmel,flexcom-mode: + description: | + Specifies the flexcom mode as follows: + 1: USART + 2: SPI + 3: I2C. + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [1, 2, 3] + +required: + - compatible + - reg + - clocks + - "#address-cells" + - "#size-cells" + - ranges + - atmel,flexcom-mode + +additionalProperties: false + +examples: + - | + #include + + flx0: flexcom@f8034000 { + compatible = "atmel,sama5d2-flexcom"; + reg = <0xf8034000 0x200>; + clocks = <&flx0_clk>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0xf8034000 0x800>; + atmel,flexcom-mode = <2>; + }; +... diff --git a/Documentation/devicetree/bindings/mfd/atmel-flexcom.txt b/Documentation/devicetree/bindings/mfd/atmel-flexcom.txt deleted file mode 100644 index 9d837535637b..000000000000 --- a/Documentation/devicetree/bindings/mfd/atmel-flexcom.txt +++ /dev/null @@ -1,63 +0,0 @@ -* Device tree bindings for Atmel Flexcom (Flexible Serial Communication Unit) - -The Atmel Flexcom is just a wrapper which embeds a SPI controller, an I2C -controller and an USART. Only one function can be used at a time and is chosen -at boot time according to the device tree. - -Required properties: -- compatible: Should be "atmel,sama5d2-flexcom" -- reg: Should be the offset/length value for Flexcom dedicated - I/O registers (without USART, TWI or SPI registers). -- clocks: Should be the Flexcom peripheral clock from PMC. -- #address-cells: Should be <1> -- #size-cells: Should be <1> -- ranges: Should be one range for the full I/O register region - (including USART, TWI and SPI registers). -- atmel,flexcom-mode: Should be one of the following values: - - <1> for USART - - <2> for SPI - - <3> for I2C - -Required child: -A single available child device of type matching the "atmel,flexcom-mode" -property. - -The phandle provided by the clocks property of the child is the same as one for -the Flexcom parent. - -For other properties, please refer to the documentations of the respective -device: -- ../serial/atmel-usart.txt -- ../spi/spi_atmel.txt -- ../i2c/i2c-at91.txt - -Example: - -flexcom@f8034000 { - compatible = "atmel,sama5d2-flexcom"; - reg = <0xf8034000 0x200>; - clocks = <&flx0_clk>; - #address-cells = <1>; - #size-cells = <1>; - ranges = <0x0 0xf8034000 0x800>; - atmel,flexcom-mode = <2>; - - spi@400 { - compatible = "atmel,at91rm9200-spi"; - reg = <0x400 0x200>; - interrupts = <19 IRQ_TYPE_LEVEL_HIGH 7>; - pinctrl-names = "default"; - pinctrl-0 = <&pinctrl_flx0_default>; - #address-cells = <1>; - #size-cells = <0>; - clocks = <&flx0_clk>; - clock-names = "spi_clk"; - atmel,fifo-size = <32>; - - flash@0 { - compatible = "atmel,at25f512b"; - reg = <0>; - spi-max-frequency = <20000000>; - }; - }; -}; -- 2.25.1