Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <f6da6595-d3ba-b9f7-e869-041400ae12a7@quicinc.com>
Date:   Thu, 7 Jul 2022 11:27:54 +0530
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101
 Thunderbird/91.9.1
Subject: Re: [PATCH v5 3/3] clk: qcom: lpass: Add support for resets &
 external mclk for SC7280
Content-Language: en-US
To:     Stephen Boyd <sboyd@kernel.org>,
        Bjorn Andersson <bjorn.andersson@linaro.org>,
        Michael Turquette <mturquette@baylibre.com>
CC:     <linux-arm-msm@vger.kernel.org>, <linux-soc@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <robh@kernel.org>,
        <robh+dt@kernel.org>, <mka@chromium.org>
References: <20220614153306.29339-1-quic_tdas@quicinc.com>
 <20220614153306.29339-4-quic_tdas@quicinc.com>
 <20220615195552.7994AC34115@smtp.kernel.org>
From:   Taniya Das <quic_tdas@quicinc.com>
In-Reply-To: <20220615195552.7994AC34115@smtp.kernel.org>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk

Hi Stephen,

On 6/16/2022 1:25 AM, Stephen Boyd wrote:
> Quoting Taniya Das (2022-06-14 08:33:06)
>> The clock gating control for TX/RX/WSA core bus clocks would be required
>> to be reset(moved from hardware control) from audio core driver. Thus
>> add the support for the reset clocks.
> 
> Why can't this driver remove the clks from hardware control when it
> probes? Does something put the clks into hardware control mode at
> runtime?

Sorry for the delayed response. These bits needs to be updated at 
runtime and this is as per the design requirement. Thus we had to come 
up with reset support for the same.

-- 
Thanks & Regards,
Taniya Das.