Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp3492541imw; Thu, 7 Jul 2022 02:43:09 -0700 (PDT) X-Google-Smtp-Source: AGRyM1vDK0qXAPeq/wRjhd2NrEcFvZmiUpJQoBnB8WG5mwNS8TSumicyMU2/43ix6oHSJ+1Q13wz X-Received: by 2002:a17:906:98c8:b0:72b:d29:7fb0 with SMTP id zd8-20020a17090698c800b0072b0d297fb0mr2598254ejb.109.1657186989430; Thu, 07 Jul 2022 02:43:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1657186989; cv=none; d=google.com; s=arc-20160816; b=eKh1q71T+ULM+hGYzylQzOLyMsZDqucFug1vW0OqthxSVuDQ6eM4DoObHadX/rPYwN HIxeux5lwKhwwtdfhmFRUnnI8IdD51k3usulqn+JqFcWnquyfc7h/4wdyCqHvGYGrCxW n7vyV0+Y5G0oqRnqxCJHf7JE9pZpJWuURt4wiHKvGJ/1pdW8vkJMO3qsys6EabA3FsVp xf7UQo4zN1/rtlkMY2cOV6EFUB2cxfBaNDhhymlOyyCdRtyQv71APhLwG2zJnPpxPsFJ NOqPt3Xgn0mPPOdcoPu0dlof7/zG3InD6KU8WtLHAoH/Z92a6heKlNnoX6lvE4mz9oi9 C0pw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:robot-unsubscribe :robot-id:message-id:mime-version:references:in-reply-to:cc:subject :to:reply-to:sender:from:dkim-signature:dkim-signature:date; bh=RoRS9Qp1TorgML/CEEEoIjawSrsi3st5GVeXr//dIdk=; b=kD8ksnnHHtlEK/R3rLB9x1fT6Rjw8i2unCpJKdSfaI1qdi+WDRp9SsWh/nW9addha3 tnAemsLn97SvUQrduB7daRHK3jSBubKAWSyLbY5XlFiv6rGMWewNRc9BIL6SRDeK6gqJ euhdE5R3t2K7zItDqeDsb50WD7KqH5VRILv4XlS9IE4nzAeW4oF+yT4nZ2Gfmt1XN5ua oJAfTAjry0v49NAPRdtIofxuwH6NXtbjjn/AHNTbR0mUfRKysbtoSpz22eE9CaBhxeVm /76pusCsZXeXijjGxtjg0o8OuK30jJ0UFWBZBRZgA+RcuxNsf0fIQseftMOr2wM8E2IE rJiQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=DoNTISV9; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e header.b=LEJbjwLs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i38-20020a0564020f2600b00439bccfd4cfsi2627825eda.99.2022.07.07.02.42.44; Thu, 07 Jul 2022 02:43:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linutronix.de header.s=2020 header.b=DoNTISV9; dkim=neutral (no key) header.i=@linutronix.de header.s=2020e header.b=LEJbjwLs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235434AbiGGIuT (ORCPT + 99 others); Thu, 7 Jul 2022 04:50:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36984 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235251AbiGGIuI (ORCPT ); Thu, 7 Jul 2022 04:50:08 -0400 Received: from galois.linutronix.de (Galois.linutronix.de [IPv6:2a0a:51c0:0:12e:550::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5F64B326E3 for ; Thu, 7 Jul 2022 01:50:07 -0700 (PDT) Date: Thu, 07 Jul 2022 08:50:04 -0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1657183806; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=RoRS9Qp1TorgML/CEEEoIjawSrsi3st5GVeXr//dIdk=; b=DoNTISV9HRqyvXyHfbwWLvI50geNeLTdMjbdnm05CliilPzUszZD+XbRNu3DktM3YFtKmN kTzqGWVs0HtQsSQHCB9gE3CD69ig1L/oKoUBY4Lo7dmTQUcqRIkPBPGW2QWVozIpXjrKwR hNZ/pnZP0Xr5Ks7vSkUFm5CDCRA165OmovwajkikYFql42IwikivkB21PNJ4zUONhXI7Q9 TCWMxW7whh4hzV9irdS/IkGDUZq0nV7P6CkuDLmyDR7zoGqMIS5dKwPVJrG8rzgyOMesrc mJLvybjs7R2d0n9CMI7uYxVRaYHDrUtYg8xnGPKIztDqbiB9HOHw1zJG76uH0Q== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1657183806; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=RoRS9Qp1TorgML/CEEEoIjawSrsi3st5GVeXr//dIdk=; b=LEJbjwLsZS/6bOsY2yKZbDDnqTxChq5UMHIMEWIgtmmeNzJ+VBhtTO+sqhWsa1iaizHrxV Of5Slj2SDcpFs2BQ== From: "irqchip-bot for Samuel Holland" Sender: tip-bot2@linutronix.de Reply-to: linux-kernel@vger.kernel.org To: linux-kernel@vger.kernel.org Subject: [irqchip: irq/irqchip-next] genirq: GENERIC_IRQ_EFFECTIVE_AFF_MASK depends on SMP Cc: Samuel Holland , Marc Zyngier , tglx@linutronix.de In-Reply-To: <20220701200056.46555-4-samuel@sholland.org> References: <20220701200056.46555-4-samuel@sholland.org> MIME-Version: 1.0 Message-ID: <165718380494.15455.410881494008665500.tip-bot2@tip-bot2> Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following commit has been merged into the irq/irqchip-next branch of irqchip: Commit-ID: 0e6c027c035507abc67b356264a12c49f58c946e Gitweb: https://git.kernel.org/pub/scm/linux/kernel/git/maz/arm-platforms/0e6c027c035507abc67b356264a12c49f58c946e Author: Samuel Holland AuthorDate: Fri, 01 Jul 2022 15:00:51 -05:00 Committer: Marc Zyngier CommitterDate: Thu, 07 Jul 2022 09:38:04 +01:00 genirq: GENERIC_IRQ_EFFECTIVE_AFF_MASK depends on SMP An IRQ's effective affinity can only be different from its configured affinity if there are multiple CPUs. Make it clear that this option is only meaningful when SMP is enabled. Most of the relevant code in irqdesc.c is already hidden behind CONFIG_SMP anyway. Signed-off-by: Samuel Holland Signed-off-by: Marc Zyngier Link: https://lore.kernel.org/r/20220701200056.46555-4-samuel@sholland.org --- arch/arm/mach-hisi/Kconfig | 2 +- drivers/irqchip/Kconfig | 14 +++++++------- kernel/irq/Kconfig | 1 + 3 files changed, 9 insertions(+), 8 deletions(-) diff --git a/arch/arm/mach-hisi/Kconfig b/arch/arm/mach-hisi/Kconfig index 75cccbd..7b34406 100644 --- a/arch/arm/mach-hisi/Kconfig +++ b/arch/arm/mach-hisi/Kconfig @@ -40,7 +40,7 @@ config ARCH_HIP04 select HAVE_ARM_ARCH_TIMER select MCPM if SMP select MCPM_QUAD_CLUSTER if SMP - select GENERIC_IRQ_EFFECTIVE_AFF_MASK + select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP help Support for Hisilicon HiP04 SoC family diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig index 5dd98a8..462adac 100644 --- a/drivers/irqchip/Kconfig +++ b/drivers/irqchip/Kconfig @@ -8,7 +8,7 @@ config IRQCHIP config ARM_GIC bool select IRQ_DOMAIN_HIERARCHY - select GENERIC_IRQ_EFFECTIVE_AFF_MASK + select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP config ARM_GIC_PM bool @@ -34,7 +34,7 @@ config ARM_GIC_V3 bool select IRQ_DOMAIN_HIERARCHY select PARTITION_PERCPU - select GENERIC_IRQ_EFFECTIVE_AFF_MASK + select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP config ARM_GIC_V3_ITS bool @@ -76,7 +76,7 @@ config ARMADA_370_XP_IRQ bool select GENERIC_IRQ_CHIP select PCI_MSI if PCI - select GENERIC_IRQ_EFFECTIVE_AFF_MASK + select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP config ALPINE_MSI bool @@ -112,7 +112,7 @@ config BCM6345_L1_IRQ bool select GENERIC_IRQ_CHIP select IRQ_DOMAIN - select GENERIC_IRQ_EFFECTIVE_AFF_MASK + select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP config BCM7038_L1_IRQ tristate "Broadcom STB 7038-style L1/L2 interrupt controller driver" @@ -120,7 +120,7 @@ config BCM7038_L1_IRQ default ARCH_BRCMSTB || BMIPS_GENERIC select GENERIC_IRQ_CHIP select IRQ_DOMAIN - select GENERIC_IRQ_EFFECTIVE_AFF_MASK + select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP config BCM7120_L2_IRQ tristate "Broadcom STB 7120-style L2 interrupt controller driver" @@ -179,7 +179,7 @@ config IRQ_MIPS_CPU select GENERIC_IRQ_CHIP select GENERIC_IRQ_IPI if SMP && SYS_SUPPORTS_MULTITHREADING select IRQ_DOMAIN - select GENERIC_IRQ_EFFECTIVE_AFF_MASK + select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP config CLPS711X_IRQCHIP bool @@ -294,7 +294,7 @@ config VERSATILE_FPGA_IRQ_NR config XTENSA_MX bool select IRQ_DOMAIN - select GENERIC_IRQ_EFFECTIVE_AFF_MASK + select GENERIC_IRQ_EFFECTIVE_AFF_MASK if SMP config XILINX_INTC bool "Xilinx Interrupt Controller IP" diff --git a/kernel/irq/Kconfig b/kernel/irq/Kconfig index fc760d0..db3d174 100644 --- a/kernel/irq/Kconfig +++ b/kernel/irq/Kconfig @@ -24,6 +24,7 @@ config GENERIC_IRQ_SHOW_LEVEL # Supports effective affinity mask config GENERIC_IRQ_EFFECTIVE_AFF_MASK + depends on SMP bool # Support for delayed migration from interrupt context