Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp3741343imw; Thu, 7 Jul 2022 06:59:22 -0700 (PDT) X-Google-Smtp-Source: AGRyM1t8cb0tUWee0k5m9OP3GEg3qEUWFVsKd2fKj448ctfpn4OaztD2dhqyBOAMIYl002qcRsSI X-Received: by 2002:aa7:8318:0:b0:528:c331:e576 with SMTP id bk24-20020aa78318000000b00528c331e576mr6472650pfb.58.1657202361920; Thu, 07 Jul 2022 06:59:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1657202361; cv=none; d=google.com; s=arc-20160816; b=pZ4G5t+9SdbcoQZAMM4ZyyabZZzoDvcRkP2H+QcOKGHGEFX3FLnoJ5oJhgsQr3xKBi mMVi8MQCu0XgMVjpMklxl9izsGt/FSke68frQ9MEzYdSa7topNho0pKXiju6cCDfWsyo RMwuSCtejs1HL4kOyf7+GSrb7Rxy+LOAWyNL+pld0YVwAv8eJa+yZAYKKM787AO9Iawh m0Y9Lekd53abgeYbrEi33dR+Dy1AAsSuD4HqO6GnQMw8cDMdGCK8YPHU0P31PFbp+30G 50dQSVbGEljOLBhkImVlNDcPdCziyo5OQeTaRhzzUGkf/VwrhrIk3qWB/LSlYbAmIj9j KNJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=g/1VMYl1Q4XyxnV0wlEI2ZGlUitTHtYzwWEBz33JMY0=; b=rNTQ3HMtLOGK3Js0HMCmWIVpj1LqaOidqiLBa4q6/y3xedSSJ5cZrGUjAMLMfhWsd9 6iweLk81jOedmg5d/vwrvtaQ0UGmFl85Q9NGhyamiSkmh7q28Z24rNmlHod6YT5Urfga qlWh8t1FU6tz2yXywGxHRJD+OPCSnYMmC7C365Fn4n2UIVAuyNgyOBc7wG3sXQC+grFX EpFVq53jSN0yXf//QyJZhOuKZhGit31forxOkdNLcO+A92ztbs39Dn6kaWH2nr94G3GC qTpqd2YLoqbII5MHdZR8GDrTaFDuEU+RLjAQE0IhxaqRrNOUktco/lKjfdf+7GIFR7b4 SmJw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=mpqEPg+p; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id bh3-20020a056a02020300b0041291b52144si7293654pgb.412.2022.07.07.06.59.07; Thu, 07 Jul 2022 06:59:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcdkim header.b=mpqEPg+p; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235444AbiGGNXd (ORCPT + 99 others); Thu, 7 Jul 2022 09:23:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44284 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235474AbiGGNX2 (ORCPT ); Thu, 7 Jul 2022 09:23:28 -0400 Received: from alexa-out-sd-01.qualcomm.com (alexa-out-sd-01.qualcomm.com [199.106.114.38]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1A552B32; Thu, 7 Jul 2022 06:23:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; i=@quicinc.com; q=dns/txt; s=qcdkim; t=1657200205; x=1688736205; h=from:to:cc:subject:date:message-id:mime-version; bh=g/1VMYl1Q4XyxnV0wlEI2ZGlUitTHtYzwWEBz33JMY0=; b=mpqEPg+pwpm++kWwHk9TkKv8aSNQFMwUHbgt5he/BxHosuSigNMRdl28 eZVVKqAIs3YDjBT2GMfQHGkPM5gaUMYpXTYgIEKyPk/T1QIEl2Bzrk/0g 1eJjAflBSKklo35IO+cJJqTayhQ7f6Toq3LmNJXJY3X3YAyl8i+B7WWPz I=; Received: from unknown (HELO ironmsg03-sd.qualcomm.com) ([10.53.140.143]) by alexa-out-sd-01.qualcomm.com with ESMTP; 07 Jul 2022 06:23:24 -0700 X-QCInternal: smtphost Received: from nasanex01c.na.qualcomm.com ([10.47.97.222]) by ironmsg03-sd.qualcomm.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Jul 2022 06:23:24 -0700 Received: from nalasex01a.na.qualcomm.com (10.47.209.196) by nasanex01c.na.qualcomm.com (10.47.97.222) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Thu, 7 Jul 2022 06:23:24 -0700 Received: from hu-srivasam-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.22; Thu, 7 Jul 2022 06:23:19 -0700 From: Srinivasa Rao Mandadapu To: , , , , , , , , , , CC: Srinivasa Rao Mandadapu Subject: [PATCH v14 00/12] Add soundcard support for sc7280 based platforms. Date: Thu, 7 Jul 2022 18:52:52 +0530 Message-ID: <1657200184-29565-1-git-send-email-quic_srivasam@quicinc.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch set is to add bolero digital macros, WCD and maxim codecs nodes for audio on sc7280 based platforms. This patch set depends on: [LPASS DTS: wcd related pinmux reorg] -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=657389 [Clock DTS: reset control changes] -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=638002 [Clock: External MCLK and reset control driver changes] -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=650267 [Clock DTS: lpasscc node disable and lpasscore node name changes] -- https://patchwork.kernel.org/project/linux-arm-msm/list/?series=657325 Changes Since V13: -- Move digital codecs enabling to separate wcd specific dtsi file in CRD 3.0+ patches. -- Remove redundant output high setting in wcd reset node. -- Revert external mclk name. -- Update dependency list. -- Rebase as per latest kernel repository. Changes Since V12: -- Update 'lpasscore' clock node name to lpass_core to match latest clock patches. -- Update external mclk0 name and it's source node. -- Move sound node to separate wcd specific dtsi file. -- Move CRD specific lpass_cpu node Enabling to separate wcd specific dtsi file. -- Update dependency list. Changes Since V11: -- Remove output-low pinconf setting in wcd-reset-n-sleep node. -- Update dependency list. Changes Since V10: -- Modify digital macro codecs pin control labels. -- Updated dependency list. Changes Since V9: -- Move wcd codec and digital codec nodes to sc7280-qcard file. -- Modify the reg property as per link number in sound node. -- Fix the us-euro pin control usage in wcd codec node. -- Move wcd pin control nodes to specific crd board files. -- Sort max98360a codec node in alphabetical order. -- Modify the commit messages. Changes Since V8: -- Split patches as per sc7280 CRD revision 3, 4 and 5 boards. -- Add corresponding dt nodes for herobrine crd boards. -- Update dai-link node names as per dt-bindings in sound node. -- Add reg property in sound node as per dt-bindings which was removed in previous series. -- Fix typo errors. -- Update wcd codec pin control properties in board specific files. Changes Since V7: -- Remove redundant interrupt names in soundwire node. -- Fix typo errors. -- Remove redundant reg property in sound node. -- Rebased on top of latest kernel tip. Changes Since V6: -- Modify link-names and audio routing in a sound node. -- Move amp_en pin control node to appropriate consumer patch. -- Split patches as per digital macro codecs and board specific codecs and sort it. -- Modify label and node names to lpass specific. Changes Since V5: -- Move soc specific bolero digital codec nodes to soc specific file. -- Bring wcd938x codec reset pin control and US/EURO HS selection nodes from other series. -- Change node name and remove redundant status property in sound node. Changes Since V4: -- Update nodes in sorting order. -- Update DTS node names as per dt-bindings. -- Update Node properties in proper order. -- Update missing pinctrl properties like US/EURO HS selection, wcd reset control. -- Remove redundant labels. -- Remove unused size cells and address cells in tx macro node. -- Keep all same nodes at one place, which are defined in same file. -- Add max98360a codec node to herobrine board specific targets. Changes Since V3: -- Move digital codec macro nodes to board specific dtsi file. -- Update pin controls in lpass cpu node. -- Update dependency patch list. -- Create patches on latest kernel. Changes Since V2: -- Add power domains to digital codec macro nodes. -- Change clock node usage in lpass cpu node. -- Add codec mem clock to lpass cpu node. -- Modify the node names to be generic. -- Move sound and codec nodes to root node. -- sort dai links as per reg. -- Fix typo errors. Changes Since V1: -- Update the commit message of cpu node patch. -- Add gpio control property to support Euro headset in wcd938x node. -- Fix clock properties in lpass cpu and digital codec macro node. Srinivasa Rao Mandadapu (12): arm64: dts: qcom: sc7280: Add nodes for soundwire and va tx rx digital macro codecs arm64: dts: qcom: sc7280: Enable digital codecs and soundwire for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Enable digital codecs and soundwire for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add wcd9385 codec node for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Add wcd9385 codec node for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add max98360a codec for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: herobrine: Add max98360a codec node arm64: dts: qcom: sc7280: Add lpass cpu node arm64: dts: qcom: sc7280: Enable lpass cpu node for CRD 1.0/2.0 and IDP boards. arm64: dts: qcom: sc7280: Enable lpass cpu node for CRD 3.0/3.1 arm64: dts: qcom: sc7280: Add sound node for CRD 1.0/2.0 and IDP boards arm64: dts: qcom: sc7280: Add sound node for CRD 3.0/3.1 arch/arm64/boot/dts/qcom/sc7280-crd-r3.dts | 37 ++++ .../dts/qcom/sc7280-herobrine-audio-wcd9385.dtsi | 155 +++++++++++++++ arch/arm64/boot/dts/qcom/sc7280-herobrine.dtsi | 8 + arch/arm64/boot/dts/qcom/sc7280-idp.dtsi | 216 +++++++++++++++++++++ arch/arm64/boot/dts/qcom/sc7280-qcard.dtsi | 73 +++++++ arch/arm64/boot/dts/qcom/sc7280.dtsi | 190 ++++++++++++++++++ 6 files changed, 679 insertions(+) -- 2.7.4