Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp4058810imw; Tue, 12 Jul 2022 00:21:02 -0700 (PDT) X-Google-Smtp-Source: AGRyM1sQp9jAhVGzhAONWTwOjsiWRz6mQyM+oPEATMFAbEfH7WqRJ0pZfM1IQLJpjYtQixVHI8oG X-Received: by 2002:a17:90b:380e:b0:1f0:4424:d53d with SMTP id mq14-20020a17090b380e00b001f04424d53dmr2683558pjb.85.1657610462698; Tue, 12 Jul 2022 00:21:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1657610462; cv=none; d=google.com; s=arc-20160816; b=c0P1nSA5YquhTK79393PLlIaFDiRwiGEKlokG4c/8j64VoI8/NWLlj9PGaq17ICDqz kEH1SBC0I3Z3E4p2oedT6/Dos+PdfY3OHO402PrCdY04VRkMpicrYWyTb2wi4BwRr0w2 k9WBpGllonfzIaLeA79WxZ2pDPEttS3arUtyxXhkv4x/ag0CTtH6tONLM5y2j442HLvd i0BoVdgjS1M7jBgTyFSZtWc6whngwM67x0ND0aTMOXvw+uDIFhpTCWFQdZxQPm/B3o3t nC7qW3muZrIY9gIhKDGfBPXFpf/oR1tNM4TWi7FLZK0Xz5hv0X8IGqP3Xb4JeQt+dOOw QgGw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=eyLdUpIQpO9+Rcl+d4fJQrs2PBmPrv04jxjHANg4RRU=; b=mVIAnSYhKEtFMGBQHjLP31MyWEeNEje/bl7XSachZQZPQWdkBv6pAQpaOPCM7UvUQU ZAFTrkarDd4mizqlCDFL0q9CIC1jDA+QFlVm0MRA1NdLn8yUYigeVKbyxDQft1EjkgWc 3tp4g85CpEDQGDjOoF37IOPuh70v3CtvahMMB2gdupeurIebHQ5iu7NHgS0UkNtkcYUg GRj7RX8kJSUAKv8OXc1ucXfThSDHYPdrkebDc7S5hWL7jQmzhnnFUE2qvbL01QwQpFVK ydVUN1zXOMRqyq6vg47+7YEiUh3I3v4aTlfBss0xuFCaV0kugSfUihinI5wQCoivr3yo k22w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b7-20020a6541c7000000b00406fb6cc725si13450348pgq.94.2022.07.12.00.20.48; Tue, 12 Jul 2022 00:21:02 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232172AbiGLGwW (ORCPT + 99 others); Tue, 12 Jul 2022 02:52:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36756 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232186AbiGLGwP (ORCPT ); Tue, 12 Jul 2022 02:52:15 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 317412B1AC; Mon, 11 Jul 2022 23:52:13 -0700 (PDT) Received: from droid01-xa.amlogic.com (10.88.11.200) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2176.14; Tue, 12 Jul 2022 14:36:59 +0800 From: Jiucheng Xu To: , , , CC: Rob Herring , Krzysztof Kozlowski , Will Deacon , "Mark Rutland" , Neil Armstrong , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Chris Healy , Jiucheng Xu Subject: [PATCH 3/4] arm64:dts:meson: Add DDR PMU node Date: Tue, 12 Jul 2022 14:36:40 +0800 Message-ID: <20220712063641.2790997-3-jiucheng.xu@amlogic.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220712063641.2790997-1-jiucheng.xu@amlogic.com> References: <20220712063641.2790997-1-jiucheng.xu@amlogic.com> MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.88.11.200] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add DDR PMU device node for G12 series SoC Signed-off-by: Jiucheng Xu --- arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi | 11 +++++++++++ arch/arm64/boot/dts/amlogic/meson-g12a.dtsi | 4 ++++ arch/arm64/boot/dts/amlogic/meson-g12b.dtsi | 4 ++++ arch/arm64/boot/dts/amlogic/meson-sm1.dtsi | 4 ++++ 4 files changed, 23 insertions(+) diff --git a/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi index 45947c1031c4..dc9da2f29b30 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi @@ -2146,6 +2146,17 @@ hdmi_tx_out: endpoint { }; }; + ddr_pmu: ddr_pmu { + compatible = "amlogic,g12-ddr-pmu"; + status = "okay"; + dmc_nr = <1>; + chann_nr = <4>; + reg = <0x0 0xff638000 0x0 0x100 + 0x0 0xff638c00 0x0 0x100>; + interrupts = ; + interrupt-names = "ddr_pmu"; + }; + gic: interrupt-controller@ffc01000 { compatible = "arm,gic-400"; reg = <0x0 0xffc01000 0 0x1000>, diff --git a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi index fb0ab27d1f64..78bd33fb5553 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12a.dtsi @@ -133,3 +133,7 @@ map1 { }; }; }; + +&ddr_pmu { + model = "g12a"; +}; diff --git a/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi b/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi index ee8fcae9f9f0..3f4df1f58f95 100644 --- a/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-g12b.dtsi @@ -139,3 +139,7 @@ map1 { &mali { dma-coherent; }; + +&ddr_pmu { + model = "g12b"; +}; diff --git a/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi b/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi index 80737731af3f..a0c15fd0ce9b 100644 --- a/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-sm1.dtsi @@ -543,3 +543,7 @@ &vpu { &usb { power-domains = <&pwrc PWRC_SM1_USB_ID>; }; + +&ddr_pmu { + model = "sm1"; +}; -- 2.25.1