Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp772826imw; Wed, 13 Jul 2022 07:45:53 -0700 (PDT) X-Google-Smtp-Source: AGRyM1tFZMunzRS6iawGNhLBI8u1PQH3fmQ4EMj5Gspbh7SCZi+xmbV4gogpShDMu9cs2qF3wO1e X-Received: by 2002:a05:6a00:9a0:b0:52a:e646:d90c with SMTP id u32-20020a056a0009a000b0052ae646d90cmr3659336pfg.86.1657723553377; Wed, 13 Jul 2022 07:45:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1657723553; cv=none; d=google.com; s=arc-20160816; b=YNer5O/7B64M2/XafrC82fEBwQgAUepjNa/uwToZMMYw9gmdKb0NKDBP32mz/eHeOh 8N0AFMUfUbANN0EH0hzUaISbY7JYFUr7B3tE2MucLmePGfrdw4wL1mt4KNjm4byx2hkG 7wIit2WwngYOi+m8ZAasNJRpPBjMhfUcP4/KWi/IccFk7sT7dCT+687j7SJPcaJODuGB 1HGqtmpkGyKsC9y2nsYg8Loaa1o2t2K7d2xXdbsMffIipRz8m6Zr1Q16AzljJTHnyD/X GtTrQuBoCr1XqnpEb01d546Du2QRflnz2ojLLuatfaIxLll1bibd6lLLDm+US64EM8kU p0Fw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-language:content-transfer-encoding :in-reply-to:mime-version:user-agent:date:message-id:from:references :cc:to:subject; bh=B4lBd/2x3VFafpaNSuSLrSc4TlbTCF5QSha4wdNppcA=; b=vMhhdVy8YsGqf4c3dr5CJ3JeISBbMggb3x3UvgM5iBmTmv+tiqntd7FaGIl82xjZWm NYeo0kuwxdutT7WvgkmJSOf6kDx9xLYMFiX9Yqkgg3mdY8buQJvXSNJMAlkNe61yPx3A iAXn8ci3DhExy4qyCIH/8A4FPZ2SKJdkcPcmrw3WVbqDVjqEdutRSJWeH7Pl00J7PO23 ChLdoMfNsPlKtxHHzgxM295t7qMt6ifeKKLkuIh9WL4MlHnj91zGEXeUXxzcXJsYThR8 Rvkj02V/mYC+vUPiCoIWrk7SOurTRYxEl8jNMRmve2YDgBLZu9k4x2NmCex68X4dVG+U z9mw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b185-20020a6334c2000000b004128c40acbasi18450838pga.816.2022.07.13.07.45.40; Wed, 13 Jul 2022 07:45:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236525AbiGMOeC (ORCPT + 99 others); Wed, 13 Jul 2022 10:34:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40038 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231653AbiGMOeB (ORCPT ); Wed, 13 Jul 2022 10:34:01 -0400 Received: from out28-171.mail.aliyun.com (out28-171.mail.aliyun.com [115.124.28.171]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 30DC213FAF; Wed, 13 Jul 2022 07:33:49 -0700 (PDT) X-Alimail-AntiSpam: AC=CONTINUE;BC=0.07781884|-1;CH=green;DM=|CONTINUE|false|;DS=CONTINUE|ham_regular_dialog|0.00565203-0.000234054-0.994114;FP=0|0|0|0|0|-1|-1|-1;HT=ay29a033018047193;MF=zhouyu@wanyeetech.com;NM=1;PH=DS;RN=9;RT=9;SR=0;TI=SMTPD_---.ORke3Uw_1657722824; Received: from 192.168.10.152(mailfrom:zhouyu@wanyeetech.com fp:SMTPD_---.ORke3Uw_1657722824) by smtp.aliyun-inc.com; Wed, 13 Jul 2022 22:33:45 +0800 Subject: Re: [PATCH v4 07/11] ASoC: jz4740-i2s: Make the PLL clock name SoC-specific To: Aidan MacDonald , paul@crapouillou.net, lgirdwood@gmail.com, broonie@kernel.org, perex@perex.cz, tiwai@suse.com Cc: linux-mips@vger.kernel.org, alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org References: <20220708160244.21933-1-aidanmacdonald.0x0@gmail.com> <20220708160244.21933-8-aidanmacdonald.0x0@gmail.com> From: Zhou Yanjie Message-ID: <0269b850-f33a-7aa9-a3eb-83655bd4e19a@wanyeetech.com> Date: Wed, 13 Jul 2022 22:33:44 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: <20220708160244.21933-8-aidanmacdonald.0x0@gmail.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Content-Language: en-US X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,NICE_REPLY_A, RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Aidan, On 2022/7/9 上午12:02, Aidan MacDonald wrote: > On some Ingenic SoCs, such as the X1000, there is a programmable > divider used to generate the I2S system clock from a PLL, rather > than a fixed PLL/2 clock. It doesn't make much sense to call the > clock "pll half" on those SoCs, so the clock name should really be > a SoC-dependent value. > > Signed-off-by: Aidan MacDonald > --- > sound/soc/jz4740/jz4740-i2s.c | 8 +++++++- > 1 file changed, 7 insertions(+), 1 deletion(-) > > diff --git a/sound/soc/jz4740/jz4740-i2s.c b/sound/soc/jz4740/jz4740-i2s.c > index 0dcc658b3784..a41398c24d0e 100644 > --- a/sound/soc/jz4740/jz4740-i2s.c > +++ b/sound/soc/jz4740/jz4740-i2s.c > @@ -75,6 +75,8 @@ struct i2s_soc_info { > struct reg_field field_i2sdiv_capture; > struct reg_field field_i2sdiv_playback; > > + const char *pll_clk_name; > + > bool shared_fifo_flush; > }; > > @@ -281,7 +283,7 @@ static int jz4740_i2s_set_sysclk(struct snd_soc_dai *dai, int clk_id, > clk_set_parent(i2s->clk_i2s, parent); > break; > case JZ4740_I2S_CLKSRC_PLL: > - parent = clk_get(NULL, "pll half"); > + parent = clk_get(NULL, i2s->soc_info->pll_clk_name); > if (IS_ERR(parent)) > return PTR_ERR(parent); > clk_set_parent(i2s->clk_i2s, parent); > @@ -400,6 +402,7 @@ static const struct i2s_soc_info jz4740_i2s_soc_info = { > .field_tx_fifo_thresh = REG_FIELD(JZ_REG_AIC_CONF, 8, 11), > .field_i2sdiv_capture = REG_FIELD(JZ_REG_AIC_CLK_DIV, 0, 3), > .field_i2sdiv_playback = REG_FIELD(JZ_REG_AIC_CLK_DIV, 0, 3), > + .pll_clk_name = "pll half", > .shared_fifo_flush = true, > }; > > @@ -409,6 +412,7 @@ static const struct i2s_soc_info jz4760_i2s_soc_info = { > .field_tx_fifo_thresh = REG_FIELD(JZ_REG_AIC_CONF, 16, 20), > .field_i2sdiv_capture = REG_FIELD(JZ_REG_AIC_CLK_DIV, 0, 3), > .field_i2sdiv_playback = REG_FIELD(JZ_REG_AIC_CLK_DIV, 0, 3), > + .pll_clk_name = "pll half", > }; Since JZ4760, according to the description of the I2SCDR register, Ingenic SoCs no longer use PLL/2 clock, but directly use PLL clock, so it seems also inappropriate to use "pll half" for these SoCs. > > static struct snd_soc_dai_driver jz4770_i2s_dai = { > @@ -435,6 +439,7 @@ static const struct i2s_soc_info jz4770_i2s_soc_info = { > .field_tx_fifo_thresh = REG_FIELD(JZ_REG_AIC_CONF, 16, 20), > .field_i2sdiv_capture = REG_FIELD(JZ_REG_AIC_CLK_DIV, 8, 11), > .field_i2sdiv_playback = REG_FIELD(JZ_REG_AIC_CLK_DIV, 0, 3), > + .pll_clk_name = "pll half", > }; Same here. > > static const struct i2s_soc_info jz4780_i2s_soc_info = { > @@ -443,6 +448,7 @@ static const struct i2s_soc_info jz4780_i2s_soc_info = { > .field_tx_fifo_thresh = REG_FIELD(JZ_REG_AIC_CONF, 16, 20), > .field_i2sdiv_capture = REG_FIELD(JZ_REG_AIC_CLK_DIV, 8, 11), > .field_i2sdiv_playback = REG_FIELD(JZ_REG_AIC_CLK_DIV, 0, 3), > + .pll_clk_name = "pll half", > }; > Same here. Thanks and best regards! > static const struct snd_soc_component_driver jz4740_i2s_component = {