Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp165071imw; Wed, 13 Jul 2022 22:02:56 -0700 (PDT) X-Google-Smtp-Source: AGRyM1vt/RsD8eYdOPZFvxjJ3ByER5aq0h3PwgZSFAcpzlx5sCu/P07ekjZJXDInBZfMV+mVe0yK X-Received: by 2002:a17:903:32c4:b0:16c:3cab:5918 with SMTP id i4-20020a17090332c400b0016c3cab5918mr6519825plr.16.1657774976318; Wed, 13 Jul 2022 22:02:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1657774976; cv=none; d=google.com; s=arc-20160816; b=aDL4DJcBB7BNO0y0TJC2vS3fSutAVvt3nPpoOa/z1heAuTkIGWG6Z2UU+lFe9Cf+RL T0sKHw7UjARk4yDo/iJSjM5vdq1sOK4Rxg6Pfq0UfyuIu3YdtOUyy1tIX4279/6OztdI wsov+dA8u/ALnZfsaoAzF2GBVOswQKiAiTmLYpd30SoSvGy98H7RV+wk4En0bxBq/n/6 lI3vc5W3elpYfoUpDUBSKnsDQ/DGNARLuBWghDGEwvls7UpYTaWQmQnYxd5yQNy1O0t+ WbFSl/VVAmKnAQXA3Jd2DGrdcC2sDBdgONvIqh4ggzSMckwDa3K7Y3imeRU0LbdgLYDM 4fXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=epeSYSCNcMLzeQfUqiXHsNiWsfVFN9a2euQVxrIO7gg=; b=uzNU2+nne+5MzA2+bcKxAqZVKwXc+nj5AeGyBzsPwnAdJT9dpa4DHMY9/fDobEjimp sZ/oCs4PlgtErcRMH2xlGtGgNocoqVxQcYdHFAobZCROYse1qO1jLY0QjN1p0MDVIrkH xW5JofaurpkTHsyQFA/ZwJ3HLR0ucsMtDWOygOFgaGdiSyA5nAfWof2jkqg1vD9tsOzj HnQFh8ZdefmLKeKPWZGdH2Z7ObLndpS8D031zHxm/E3aQ6H54qqB93NvONS/PHQFznED 36MKOWo/AwaoLxxUD4DQcQGHlB35mwNB7pqJc9k9NyWde5tF+ZZTGqTJv+pLPZglifqo cDsw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=ceuMItnp; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a17-20020a63e411000000b00415bfaddcddsi631872pgi.471.2022.07.13.22.02.21; Wed, 13 Jul 2022 22:02:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=ceuMItnp; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237592AbiGNEnE (ORCPT + 99 others); Thu, 14 Jul 2022 00:43:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59190 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237590AbiGNEma (ORCPT ); Thu, 14 Jul 2022 00:42:30 -0400 Received: from mail-yw1-x112e.google.com (mail-yw1-x112e.google.com [IPv6:2607:f8b0:4864:20::112e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 20B4746D9D for ; Wed, 13 Jul 2022 21:29:38 -0700 (PDT) Received: by mail-yw1-x112e.google.com with SMTP id 00721157ae682-31c8bb90d09so5506277b3.8 for ; Wed, 13 Jul 2022 21:29:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=epeSYSCNcMLzeQfUqiXHsNiWsfVFN9a2euQVxrIO7gg=; b=ceuMItnpKcJe/59u5p7ApNuo7hfpVr7dk7vbfXjo3ch+xUrpouYCpG/waodQHXxo+l eEMQ8+WCL00XSW7TbsszwSC6AKPe7zrJOb0XtEnNNlUhljEW8A1aE1RiTN3Qp+Jcnb6R xOVAyitj/h96lCV9GVOcci4rsl5FeolMv2eUY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=epeSYSCNcMLzeQfUqiXHsNiWsfVFN9a2euQVxrIO7gg=; b=eRUYO3Qnufs+OzFC0jAbWieZuac/0rTz/caWx86+pkKni3zkMO9V7+zZ4+lvX733kD nkTW78fu6BiCWmGOgVcOWdjNCYCGNxRW83YWj+5sjZKlKgTSz87R7oglHhhJXt+L59UK 0HXe3f3RQEd/G9jEPbj+jrHy936gMubMd6vmHk/kez/f6Rc1RoaV8LVyZu9LPf/y6g36 /9uSEbBYxROuk+lkjsf1whLw1njMndljXUxOazMdZf1Y1iPT8gPDlGsBT9gLqjcmvA+s Pe7KtX8EJIEaemsu/WDmDHP/nW9BSGgumxgzRfdpSrRV4K2II44OMvIo58ZwfE/GaIP5 Xfzg== X-Gm-Message-State: AJIora9w2T5sGR4CW5Cj5TlNMcq+CttnnSTkKYAFS7V93pozNU7K0vwm RA4rAISeAd502cZQR5VYxSOmNi657yz+7SfaU5IDyQ== X-Received: by 2002:a81:112:0:b0:317:8cc9:ccde with SMTP id 18-20020a810112000000b003178cc9ccdemr7676338ywb.273.1657772978014; Wed, 13 Jul 2022 21:29:38 -0700 (PDT) MIME-Version: 1.0 References: <20220714042429.281816-1-sashal@kernel.org> <20220714042429.281816-12-sashal@kernel.org> In-Reply-To: <20220714042429.281816-12-sashal@kernel.org> From: Chen-Yu Tsai Date: Thu, 14 Jul 2022 12:29:27 +0800 Message-ID: Subject: Re: [PATCH AUTOSEL 5.15 12/28] ASoC: rockchip: i2s: switch BCLK to GPIO To: Sasha Levin Cc: linux-kernel@vger.kernel.org, stable@vger.kernel.org, Judy Hsiao , Mark Brown , lgirdwood@gmail.com, perex@perex.cz, tiwai@suse.com, heiko@sntech.de, alsa-devel@alsa-project.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Thu, Jul 14, 2022 at 12:25 PM Sasha Levin wrote: > > From: Judy Hsiao > > [ Upstream commit a5450aba737dae3ee1a64b282e609d8375d6700c ] > > We discoverd that the state of BCLK on, LRCLK off and SD_MODE on > may cause the speaker melting issue. Removing LRCLK while BCLK > is present can cause unexpected output behavior including a large > DC output voltage as described in the Max98357a datasheet. > > In order to: > 1. prevent BCLK from turning on by other component. > 2. keep BCLK and LRCLK being present at the same time > > This patch switches BCLK to GPIO func before LRCLK output, and > configures BCLK func back during LRCLK is output. > > Without this fix, BCLK is turned on 11 ms earlier than LRCK by the > da7219. > With this fix, BCLK is turned on only 0.4 ms earlier than LRCK by > the rockchip codec. > > Signed-off-by: Judy Hsiao > Link: https://lore.kernel.org/r/20220615045643.3137287-1-judyhsiao@chromium.org > Signed-off-by: Mark Brown > Signed-off-by: Sasha Levin Please drop this one from all stable branches. It caused more problems than it fixed and will be reverted for 5.19 [1]. The same patch, along with a proper follow-up fix, are queued up for 5.20. Regards ChenYu [1] https://lore.kernel.org/alsa-devel/20220713130451.31481-1-broonie@kernel.org/ > --- > sound/soc/rockchip/rockchip_i2s.c | 160 ++++++++++++++++++++++++------ > 1 file changed, 129 insertions(+), 31 deletions(-) > > diff --git a/sound/soc/rockchip/rockchip_i2s.c b/sound/soc/rockchip/rockchip_i2s.c > index 2880a0537646..bde0ceaf100d 100644 > --- a/sound/soc/rockchip/rockchip_i2s.c > +++ b/sound/soc/rockchip/rockchip_i2s.c > @@ -13,6 +13,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -55,8 +56,40 @@ struct rk_i2s_dev { > const struct rk_i2s_pins *pins; > unsigned int bclk_ratio; > spinlock_t lock; /* tx/rx lock */ > + struct pinctrl *pinctrl; > + struct pinctrl_state *bclk_on; > + struct pinctrl_state *bclk_off; > }; > > +static int i2s_pinctrl_select_bclk_on(struct rk_i2s_dev *i2s) > +{ > + int ret = 0; > + > + if (!IS_ERR(i2s->pinctrl) && !IS_ERR_OR_NULL(i2s->bclk_on)) > + ret = pinctrl_select_state(i2s->pinctrl, > + i2s->bclk_on); > + > + if (ret) > + dev_err(i2s->dev, "bclk enable failed %d\n", ret); > + > + return ret; > +} > + > +static int i2s_pinctrl_select_bclk_off(struct rk_i2s_dev *i2s) > +{ > + > + int ret = 0; > + > + if (!IS_ERR(i2s->pinctrl) && !IS_ERR_OR_NULL(i2s->bclk_off)) > + ret = pinctrl_select_state(i2s->pinctrl, > + i2s->bclk_off); > + > + if (ret) > + dev_err(i2s->dev, "bclk disable failed %d\n", ret); > + > + return ret; > +} > + > static int i2s_runtime_suspend(struct device *dev) > { > struct rk_i2s_dev *i2s = dev_get_drvdata(dev); > @@ -93,38 +126,49 @@ static inline struct rk_i2s_dev *to_info(struct snd_soc_dai *dai) > return snd_soc_dai_get_drvdata(dai); > } > > -static void rockchip_snd_txctrl(struct rk_i2s_dev *i2s, int on) > +static int rockchip_snd_txctrl(struct rk_i2s_dev *i2s, int on) > { > unsigned int val = 0; > int retry = 10; > + int ret = 0; > > spin_lock(&i2s->lock); > if (on) { > - regmap_update_bits(i2s->regmap, I2S_DMACR, > - I2S_DMACR_TDE_ENABLE, I2S_DMACR_TDE_ENABLE); > + ret = regmap_update_bits(i2s->regmap, I2S_DMACR, > + I2S_DMACR_TDE_ENABLE, I2S_DMACR_TDE_ENABLE); > + if (ret < 0) > + goto end; > > - regmap_update_bits(i2s->regmap, I2S_XFER, > - I2S_XFER_TXS_START | I2S_XFER_RXS_START, > - I2S_XFER_TXS_START | I2S_XFER_RXS_START); > + ret = regmap_update_bits(i2s->regmap, I2S_XFER, > + I2S_XFER_TXS_START | I2S_XFER_RXS_START, > + I2S_XFER_TXS_START | I2S_XFER_RXS_START); > + if (ret < 0) > + goto end; > > i2s->tx_start = true; > } else { > i2s->tx_start = false; > > - regmap_update_bits(i2s->regmap, I2S_DMACR, > - I2S_DMACR_TDE_ENABLE, I2S_DMACR_TDE_DISABLE); > + ret = regmap_update_bits(i2s->regmap, I2S_DMACR, > + I2S_DMACR_TDE_ENABLE, I2S_DMACR_TDE_DISABLE); > + if (ret < 0) > + goto end; > > if (!i2s->rx_start) { > - regmap_update_bits(i2s->regmap, I2S_XFER, > - I2S_XFER_TXS_START | > - I2S_XFER_RXS_START, > - I2S_XFER_TXS_STOP | > - I2S_XFER_RXS_STOP); > + ret = regmap_update_bits(i2s->regmap, I2S_XFER, > + I2S_XFER_TXS_START | > + I2S_XFER_RXS_START, > + I2S_XFER_TXS_STOP | > + I2S_XFER_RXS_STOP); > + if (ret < 0) > + goto end; > > udelay(150); > - regmap_update_bits(i2s->regmap, I2S_CLR, > - I2S_CLR_TXC | I2S_CLR_RXC, > - I2S_CLR_TXC | I2S_CLR_RXC); > + ret = regmap_update_bits(i2s->regmap, I2S_CLR, > + I2S_CLR_TXC | I2S_CLR_RXC, > + I2S_CLR_TXC | I2S_CLR_RXC); > + if (ret < 0) > + goto end; > > regmap_read(i2s->regmap, I2S_CLR, &val); > > @@ -139,44 +183,57 @@ static void rockchip_snd_txctrl(struct rk_i2s_dev *i2s, int on) > } > } > } > +end: > spin_unlock(&i2s->lock); > + if (ret < 0) > + dev_err(i2s->dev, "lrclk update failed\n"); > + > + return ret; > } > > -static void rockchip_snd_rxctrl(struct rk_i2s_dev *i2s, int on) > +static int rockchip_snd_rxctrl(struct rk_i2s_dev *i2s, int on) > { > unsigned int val = 0; > int retry = 10; > + int ret = 0; > > spin_lock(&i2s->lock); > if (on) { > - regmap_update_bits(i2s->regmap, I2S_DMACR, > + ret = regmap_update_bits(i2s->regmap, I2S_DMACR, > I2S_DMACR_RDE_ENABLE, I2S_DMACR_RDE_ENABLE); > + if (ret < 0) > + goto end; > > - regmap_update_bits(i2s->regmap, I2S_XFER, > + ret = regmap_update_bits(i2s->regmap, I2S_XFER, > I2S_XFER_TXS_START | I2S_XFER_RXS_START, > I2S_XFER_TXS_START | I2S_XFER_RXS_START); > + if (ret < 0) > + goto end; > > i2s->rx_start = true; > } else { > i2s->rx_start = false; > > - regmap_update_bits(i2s->regmap, I2S_DMACR, > + ret = regmap_update_bits(i2s->regmap, I2S_DMACR, > I2S_DMACR_RDE_ENABLE, I2S_DMACR_RDE_DISABLE); > + if (ret < 0) > + goto end; > > if (!i2s->tx_start) { > - regmap_update_bits(i2s->regmap, I2S_XFER, > + ret = regmap_update_bits(i2s->regmap, I2S_XFER, > I2S_XFER_TXS_START | > I2S_XFER_RXS_START, > I2S_XFER_TXS_STOP | > I2S_XFER_RXS_STOP); > - > + if (ret < 0) > + goto end; > udelay(150); > - regmap_update_bits(i2s->regmap, I2S_CLR, > + ret = regmap_update_bits(i2s->regmap, I2S_CLR, > I2S_CLR_TXC | I2S_CLR_RXC, > I2S_CLR_TXC | I2S_CLR_RXC); > - > + if (ret < 0) > + goto end; > regmap_read(i2s->regmap, I2S_CLR, &val); > - > /* Should wait for clear operation to finish */ > while (val) { > regmap_read(i2s->regmap, I2S_CLR, &val); > @@ -188,7 +245,12 @@ static void rockchip_snd_rxctrl(struct rk_i2s_dev *i2s, int on) > } > } > } > +end: > spin_unlock(&i2s->lock); > + if (ret < 0) > + dev_err(i2s->dev, "lrclk update failed\n"); > + > + return ret; > } > > static int rockchip_i2s_set_fmt(struct snd_soc_dai *cpu_dai, > @@ -426,17 +488,26 @@ static int rockchip_i2s_trigger(struct snd_pcm_substream *substream, > case SNDRV_PCM_TRIGGER_RESUME: > case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: > if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) > - rockchip_snd_rxctrl(i2s, 1); > + ret = rockchip_snd_rxctrl(i2s, 1); > else > - rockchip_snd_txctrl(i2s, 1); > + ret = rockchip_snd_txctrl(i2s, 1); > + /* Do not turn on bclk if lrclk open fails. */ > + if (ret < 0) > + return ret; > + i2s_pinctrl_select_bclk_on(i2s); > break; > case SNDRV_PCM_TRIGGER_SUSPEND: > case SNDRV_PCM_TRIGGER_STOP: > case SNDRV_PCM_TRIGGER_PAUSE_PUSH: > - if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) > - rockchip_snd_rxctrl(i2s, 0); > - else > - rockchip_snd_txctrl(i2s, 0); > + if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) { > + if (!i2s->tx_start) > + i2s_pinctrl_select_bclk_off(i2s); > + ret = rockchip_snd_rxctrl(i2s, 0); > + } else { > + if (!i2s->rx_start) > + i2s_pinctrl_select_bclk_off(i2s); > + ret = rockchip_snd_txctrl(i2s, 0); > + } > break; > default: > ret = -EINVAL; > @@ -737,6 +808,33 @@ static int rockchip_i2s_probe(struct platform_device *pdev) > } > > i2s->bclk_ratio = 64; > + i2s->pinctrl = devm_pinctrl_get(&pdev->dev); > + if (IS_ERR(i2s->pinctrl)) > + dev_err(&pdev->dev, "failed to find i2s pinctrl\n"); > + > + i2s->bclk_on = pinctrl_lookup_state(i2s->pinctrl, > + "bclk_on"); > + if (IS_ERR_OR_NULL(i2s->bclk_on)) > + dev_err(&pdev->dev, "failed to find i2s default state\n"); > + else > + dev_dbg(&pdev->dev, "find i2s bclk state\n"); > + > + i2s->bclk_off = pinctrl_lookup_state(i2s->pinctrl, > + "bclk_off"); > + if (IS_ERR_OR_NULL(i2s->bclk_off)) > + dev_err(&pdev->dev, "failed to find i2s gpio state\n"); > + else > + dev_dbg(&pdev->dev, "find i2s bclk_off state\n"); > + > + i2s_pinctrl_select_bclk_off(i2s); > + > + i2s->playback_dma_data.addr = res->start + I2S_TXDR; > + i2s->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; > + i2s->playback_dma_data.maxburst = 4; > + > + i2s->capture_dma_data.addr = res->start + I2S_RXDR; > + i2s->capture_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES; > + i2s->capture_dma_data.maxburst = 4; > > dev_set_drvdata(&pdev->dev, i2s); > > -- > 2.35.1 > > > _______________________________________________ > Linux-rockchip mailing list > Linux-rockchip@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-rockchip