Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   wei.fang@nxp.com
To:     davem@davemloft.net, edumazet@google.com, kuba@kernel.org,
        pabeni@redhat.com, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, shawnguo@kernel.org,
        s.hauer@pengutronix.de
Cc:     netdev@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, kernel@pengutronix.de,
        festevam@gmail.com, linux-imx@nxp.com, peng.fan@nxp.com,
        ping.bai@nxp.com, sudeep.holla@arm.com,
        linux-arm-kernel@lists.infradead.org, aisheng.dong@nxp.com
Subject: [PATCH V3 3/3] arm64: dts: imx8ulp-evk: Add the fec support
Date:   Tue, 19 Jul 2022 00:22:57 +1000
Message-Id: <20220718142257.556248-4-wei.fang@nxp.com>
In-Reply-To: <20220718142257.556248-1-wei.fang@nxp.com>
References: <20220718142257.556248-1-wei.fang@nxp.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?DhOJc8lIMr10ZstRd/x6Xa1D1jbEn4msJObxeNkWbhM300ALL0x6LWlIRWh6?=
 =?us-ascii?Q?+2r7wyDZu5VTJ2prwFOnc+Fqp0obzdpESUrTzWU7Q4Rt9LMaBETyxy3y5X6Z?=
 =?us-ascii?Q?GHKNfI55z88yx2zS8nQ2HWqtVXodJBHSXh2FI1JgLJBVHti2y7vDj8kGMFa/?=
 =?us-ascii?Q?/dQeY93orBSKK6EIQDxcYK2ECiKAJKWuyjcFToBXo+MhjOPgiub1dOpfB8kg?=
 =?us-ascii?Q?0o2WkrmLRTBB5RM5p9dK3BH8DEEvTtOeVgjnvDbb/ENLII5jGW5K63gWWLlj?=
 =?us-ascii?Q?VBGZTJS2iauopYx5nTLlo3p08eMPPk1hsR2vofr4lKjdb2l+o3BuIN5H5uwe?=
 =?us-ascii?Q?eZt4SA8n2ne+4lvYk2Tjz0gWRnJPa54X014DGz+48wU61lfqmTl7r1z95PJN?=
 =?us-ascii?Q?/g63OmNzQ6G/c+eH/cKnogtkmafRfX5dM0EF63pN+ByztBCPmeQ4mXrY1zPs?=
 =?us-ascii?Q?dfziHg7QfBiFUvkYlJH0fRJK3hV7N9BfKxB3bf3cmE4V7PNlYLQVV7LnkOgw?=
 =?us-ascii?Q?Z1C8jS4PQkBOYEZO/qLk6/TqAoK6kvD6OdVCJRjD9XmwCiLehMf/HY9oEgw0?=
 =?us-ascii?Q?ND/j8UcvsFPKXX+ZJLODXsS7VaGRhV/ofYURGDnoDxVWK1wWMyGNjCpZTXaZ?=
 =?us-ascii?Q?1b6/2i92MvkQmJZh1i321viB3FznuO9jgZDd3V07B/kytCpXwNjFxFC3rwo4?=
 =?us-ascii?Q?FR3rUYJh5yR/HQdenhaQWk1MlmGRNj55kFK18OFC4UK7z6A9kDyUhvd2ofZx?=
 =?us-ascii?Q?nfiYNcHogjM4mbGpnicrdYl6jDIzjM9a5aNrxwGqFlG0YvqwfqwV6r8U+qRC?=
 =?us-ascii?Q?hEkoWrmiSfYePcxdFhYKS5/NPvRDSXOvQg+xPIMEW7hPVafTSireGqfbNiGh?=
 =?us-ascii?Q?5G1WRf/wHyO+B3MVDLN4mvW7TaWjVO2wl6CY+nznKfH2Z3XFvIQPtQ3JG0XY?=
 =?us-ascii?Q?HmHK5QBoSkU4CgW3jq9SdQD9uMqKXgqV5blqO3OWP4ialEFlTNmm7CO6Jiyc?=
 =?us-ascii?Q?phu4Z0Se1fxPTvkdDQA+tT/Mxf/dmpCrfQjllzhBCEwh4DGTMlou8BBWq/RU?=
 =?us-ascii?Q?0yebmZnxwTyVKWRwb9OGILbE0UWUPzvGOd8zIphXH4+19Q1gx5sDqCFLohzU?=
 =?us-ascii?Q?vKsY2s/oQXtjsqMOzdbJv+Ci5Cmi37HMyr4AiFDPlYy1nVkLaxxhHqYiucik?=
 =?us-ascii?Q?F1n19rKLjzWHoC0usNBTH0HQ6qhAxM+ys7M3bflc2Uelz4jT1EAF/Xf0i9Gs?=
 =?us-ascii?Q?JkkoLXKxI6Y/BpLjZSGlKHgakFmTD1XygkJ9tMcYyzj3CNuezk4t9tssiPmW?=
 =?us-ascii?Q?W2XmdptxfCpg8AtBsjVqVMjiFNgop4LfUewR7UCX4ccjn6w1I38FCQZmw1XR?=
 =?us-ascii?Q?EjOU8blklMXp3yOlzghzSDYaUchllLBwtMNLXyOdqTjovA05+2TTNJQIiiVe?=
 =?us-ascii?Q?YpnqrglVySZv5kQyfADsMbDsWk756enGUVStiUz8fD6FE2MTDaiWoACIic98?=
 =?us-ascii?Q?PLal8Vem6gyjfT1D+h5ynQWJPebZKogbIIPnvB9HmxOaztwrHCkJDo3AuRhK?=
 =?us-ascii?Q?nigUHDDPnPjbZIYpwyzeCnBPHHvI4zoWjibFbEzo?=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 91549467-a2bc-4b49-cb50-08da6886c3e2
X-MS-Exchange-CrossTenant-AuthSource: AM9PR04MB9003.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Jul 2022 06:28:44.9391
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: vMEen6m+jVDMmMdURzxeQ8FYnyBZMEOsHxJxtmCMb3E67YwZB3yDJLovVsaiKnU7FxXSlm1TNvSiByXkcK81yw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR04MB7704
X-Spam-Status: No, score=-0.2 required=5.0 tests=BAYES_00,DATE_IN_FUTURE_06_12,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: Wei Fang <wei.fang@nxp.com>

Enable the fec on i.MX8ULP EVK board.

Signed-off-by: Wei Fang <wei.fang@nxp.com>
---
V2 change:
Add clock_ext_rmii and clock_ext_ts. They are both related to EVK board.
V3 change:
No change.
---
 arch/arm64/boot/dts/freescale/imx8ulp-evk.dts | 57 +++++++++++++++++++
 1 file changed, 57 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts b/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
index 33e84c4e9ed8..ebce716b10e6 100644
--- a/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8ulp-evk.dts
@@ -19,6 +19,21 @@ memory@80000000 {
 		device_type = "memory";
 		reg = <0x0 0x80000000 0 0x80000000>;
 	};
+
+	clock_ext_rmii: clock-ext-rmii {
+		compatible = "fixed-clock";
+		clock-frequency = <50000000>;
+		clock-output-names = "ext_rmii_clk";
+		#clock-cells = <0>;
+	};
+
+	clock_ext_ts: clock-ext-ts {
+		compatible = "fixed-clock";
+		/* External ts clock is 50MHZ from PHY on EVK board. */
+		clock-frequency = <50000000>;
+		clock-output-names = "ext_ts_clk";
+		#clock-cells = <0>;
+	};
 };
 
 &lpuart5 {
@@ -38,7 +53,49 @@ &usdhc0 {
 	status = "okay";
 };
 
+&fec {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_enet>;
+	pinctrl-1 = <&pinctrl_enet>;
+	clocks = <&cgc1 IMX8ULP_CLK_XBAR_DIVBUS>,
+		 <&pcc4 IMX8ULP_CLK_ENET>,
+		 <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>,
+		 <&clock_ext_rmii>;
+	clock-names = "ipg", "ahb", "ptp", "enet_clk_ref";
+	assigned-clocks = <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>;
+	assigned-clock-parents = <&clock_ext_ts>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy>;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy: ethernet-phy {
+			reg = <1>;
+			micrel,led-mode = <1>;
+		};
+	};
+};
+
 &iomuxc1 {
+	pinctrl_enet: enetgrp {
+		fsl,pins = <
+			MX8ULP_PAD_PTE15__ENET0_MDC     0x43
+			MX8ULP_PAD_PTE14__ENET0_MDIO    0x43
+			MX8ULP_PAD_PTE17__ENET0_RXER    0x43
+			MX8ULP_PAD_PTE18__ENET0_CRS_DV  0x43
+			MX8ULP_PAD_PTF1__ENET0_RXD0     0x43
+			MX8ULP_PAD_PTE20__ENET0_RXD1    0x43
+			MX8ULP_PAD_PTE16__ENET0_TXEN    0x43
+			MX8ULP_PAD_PTE23__ENET0_TXD0    0x43
+			MX8ULP_PAD_PTE22__ENET0_TXD1    0x43
+			MX8ULP_PAD_PTE19__ENET0_REFCLK  0x43
+			MX8ULP_PAD_PTF10__ENET0_1588_CLKIN 0x43
+		>;
+	};
+
 	pinctrl_lpuart5: lpuart5grp {
 		fsl,pins = <
 			MX8ULP_PAD_PTF14__LPUART5_TX	0x3
-- 
2.25.1