Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp4543549imw; Tue, 19 Jul 2022 08:31:35 -0700 (PDT) X-Google-Smtp-Source: AGRyM1veqtnzz02faNOIvHgvGqzqH4IUqO641QuHziMY7TGM9B8XznroQj5DxdTYGDJ/OIpTVy6V X-Received: by 2002:a17:907:a40f:b0:72b:64ee:5b2f with SMTP id sg15-20020a170907a40f00b0072b64ee5b2fmr32481365ejc.268.1658244695253; Tue, 19 Jul 2022 08:31:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1658244695; cv=none; d=google.com; s=arc-20160816; b=JynVN4uaWcopfJa5jyUMD8xhPcXc9p7whu7P/iLbGjaU5d0RPISIvV6xx0GgMmB+8m CKCeGMWDPGhAGZxIayD40D6Rv34T4NeDhMT5sB2qUsE0Gci6T1O+lxk8hCK91OqqPh07 kC+3fZwkAk9xVR8g1qzUq04imbGaVv2VHxi9WFfPjovj0uVYmxLjdccA6hqPsWLiHybA Np89Czd7f6FfIqaJVxK9StA2SZOXLO5h2nllsw2viw6pTYO3sXjZe66Zu1SSfAlchgpw IvgWbjslA3QT8iKhJgpqsY7vp/iJTtJdMG3xTvEjBb+sIx2HZmN+8Wl3vrr3w83UuCFT QNig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=c274uRKCnRUJ+yEuh8igZ+jVgumyowmoBXo26vko5XM=; b=hN6aTsGMD71FnLmo+qnt1v2V6qswToiVDlAfIFRAg30bJhdO+sCo2/CC8648vaKyRp p77l4b3felQKSECCo9x+2edkKCe1IaV6RXMgyhHQ53aqIRck5+A5aNP/J2xCDkAW8Zke 5PC0hrP4iUzhjEYYqkESqlagbD2GVAU0mEoF9Ms1bOKnV36q2/K1x0VK27NaFWDI3076 SH0kn2PF6Md61rgFhRMSDjxhYNMBVidHXZlfpQsu3exN8nNkhyBFDzeCZ91QkAcicbEN D2b61EQk2w8CUUJ7zTb05ZzLX5z+ozJp50dvOgAC3v7Wf6h36OAo7h/wq97zmGqsSwQR QfSg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=MzSIBjTt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id gb15-20020a170907960f00b006feb8cc7e2asi16510837ejc.503.2022.07.19.08.31.10; Tue, 19 Jul 2022 08:31:35 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=MzSIBjTt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237514AbiGSO5P (ORCPT + 99 others); Tue, 19 Jul 2022 10:57:15 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56878 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236206AbiGSO4v (ORCPT ); Tue, 19 Jul 2022 10:56:51 -0400 Received: from mga14.intel.com (mga14.intel.com [192.55.52.115]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 339264A822; Tue, 19 Jul 2022 07:56:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1658242608; x=1689778608; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=mOi4uVPmUiLwhu9VuUzNCwyijPD85EMal5A97fZ2JcE=; b=MzSIBjTtCs/D5/wZ6cvb1Co6zWMqfSMEwpYm2DUPfpuc7IcLu7VRh7zP ThhLb7k+PfmvO43OLhpiwe3O4Oy6TwtSeLHaY/+J4RkDYgwGlU2QZ5uZ9 AZ7G7x+fYL3aCa26mTAYbMxP1WrMZxQplKHUnkLwA+sKqvd6Itscgf66K Va0+I/oHZR3HwWeSx24MvCC8QiYcaC3koD4ubX//BluoeVIjd48pgiOtq EbbzAdc+bk3msL215d/x3iPedTPD1hXbrmBqVy1QA/xA5U9tshlcMGs28 tH5tl6umKwNJiQ203kvO5fYnwk0CDOjyYvB/6RhbFwM8D4j+a4maf6nyc w==; X-IronPort-AV: E=McAfee;i="6400,9594,10413"; a="286523550" X-IronPort-AV: E=Sophos;i="5.92,284,1650956400"; d="scan'208";a="286523550" Received: from orsmga008.jf.intel.com ([10.7.209.65]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Jul 2022 07:56:47 -0700 X-IronPort-AV: E=Sophos;i="5.92,284,1650956400"; d="scan'208";a="625214442" Received: from rhweight-wrk1.ra.intel.com ([137.102.106.43]) by orsmga008-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 19 Jul 2022 07:56:47 -0700 From: matthew.gerlach@linux.intel.com To: hao.wu@intel.com, yilun.xu@intel.com, russell.h.weight@intel.com, basheer.ahmed.muddebihal@intel.com, trix@redhat.com, mdf@kernel.org, linux-fpga@vger.kernel.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, tianfei.zhang@intel.com Cc: Matthew Gerlach , Marco Pagani Subject: [PATCH v4] fpga: dfl-pci: Add IDs for Intel N6000, N6001 and C6100 cards Date: Tue, 19 Jul 2022 07:56:44 -0700 Message-Id: <20220719145644.242481-1-matthew.gerlach@linux.intel.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_HI,SPF_HELO_NONE, SPF_NONE,UPPERCASE_50_75 autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Matthew Gerlach Add pci_dev_table entries supporting the Intel N6000, N6001 and C6100 cards to the dfl-pci driver. Signed-off-by: Matthew Gerlach Signed-off-by: Tianfei Zhang Tested-by: Marco Pagani Reviewed-by: Tom Rix Acked-by: Wu Hao --- v4: moved subdevice ids next to respective device id v3: added necessary subdevice ids removed 'drivers: ' from title v2: changed names from INTEL_OFS to INTEL_DFL --- drivers/fpga/dfl-pci.c | 18 ++++++++++++++++++ 1 file changed, 18 insertions(+) diff --git a/drivers/fpga/dfl-pci.c b/drivers/fpga/dfl-pci.c index fd1fa55c9113..0914e7328b1a 100644 --- a/drivers/fpga/dfl-pci.c +++ b/drivers/fpga/dfl-pci.c @@ -77,12 +77,18 @@ static void cci_pci_free_irq(struct pci_dev *pcidev) #define PCIE_DEVICE_ID_INTEL_PAC_D5005 0x0B2B #define PCIE_DEVICE_ID_SILICOM_PAC_N5010 0x1000 #define PCIE_DEVICE_ID_SILICOM_PAC_N5011 0x1001 +#define PCIE_DEVICE_ID_INTEL_DFL 0xbcce +/* PCI Subdevice ID for PCIE_DEVICE_ID_INTEL_DFL */ +#define PCIE_SUBDEVICE_ID_INTEL_N6000 0x1770 +#define PCIE_SUBDEVICE_ID_INTEL_N6001 0x1771 +#define PCIE_SUBDEVICE_ID_INTEL_C6100 0x17d4 /* VF Device */ #define PCIE_DEVICE_ID_VF_INT_5_X 0xBCBF #define PCIE_DEVICE_ID_VF_INT_6_X 0xBCC1 #define PCIE_DEVICE_ID_VF_DSC_1_X 0x09C5 #define PCIE_DEVICE_ID_INTEL_PAC_D5005_VF 0x0B2C +#define PCIE_DEVICE_ID_INTEL_DFL_VF 0xbccf static struct pci_device_id cci_pcie_id_tbl[] = { {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_PF_INT_5_X),}, @@ -96,6 +102,18 @@ static struct pci_device_id cci_pcie_id_tbl[] = { {PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_PAC_D5005_VF),}, {PCI_DEVICE(PCI_VENDOR_ID_SILICOM_DENMARK, PCIE_DEVICE_ID_SILICOM_PAC_N5010),}, {PCI_DEVICE(PCI_VENDOR_ID_SILICOM_DENMARK, PCIE_DEVICE_ID_SILICOM_PAC_N5011),}, + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL, + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6000),}, + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF, + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6000),}, + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL, + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6001),}, + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF, + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_N6001),}, + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL, + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_C6100),}, + {PCI_DEVICE_SUB(PCI_VENDOR_ID_INTEL, PCIE_DEVICE_ID_INTEL_DFL_VF, + PCI_VENDOR_ID_INTEL, PCIE_SUBDEVICE_ID_INTEL_C6100),}, {0,} }; MODULE_DEVICE_TABLE(pci, cci_pcie_id_tbl); -- 2.25.1