Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp4780100imw; Tue, 19 Jul 2022 13:07:32 -0700 (PDT) X-Google-Smtp-Source: AGRyM1vYkKI9wvk9IXLOHGyDHdc3UTRPsW5PePKjGJUpuGYJ3mhbjVWi54NdWeJvK6WCHBkenHH2 X-Received: by 2002:a17:907:c14:b0:72b:6762:de34 with SMTP id ga20-20020a1709070c1400b0072b6762de34mr32005574ejc.94.1658261252009; Tue, 19 Jul 2022 13:07:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1658261252; cv=none; d=google.com; s=arc-20160816; b=QmAAXfroqSlJxg6k/0SsNz3nOLfHmiy6aUmnxhtRekyDb10nqhiVMHdV+k3bOwy/IJ rMHQy5RLCx0181T2Bt2zMPC+gL6vEmsaCerwvkJbV0JPWgLo+pUboE3iA0pgRugLayVo Si/kdiNgx0EGPwn7fpPk3iSwcUMhjn9kJs/cH3LVMw/h9Smva3KX6JkZPY9mI1qBA0TZ GZEpsMqEXWPt7tYjW5+JA0FeUSEb9yUEeZfvk93MYD5d9wtsUTOKloWdgJBzQio2LE6z rz4GcruK2IyepJhEb46EtLW/uXhvl2NbvoK31QraG/QUjTrIJUGW8GITT1gtXHHhpYVB 582Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date:dkim-signature; bh=hbi/nDlPoxqFKtfVuK7YKWwVJ0Zc1WT7+ywI5WEyCxs=; b=q4PLRcILnvLj1sGFsZwg5ci8RRHiXAsFJRA/wCirLm9uZV8qoeSXdnstVBcBZ2RHeu pwul1fixXkcGyC5UK0mBYUVNHVXn3e9btqV233vxUhJOW539Ja6IXXzJZ/rdEhTvHQr1 GoaD0jSodbtjn3nztNWdEo1HTRm1oNAN9OkUX1o2GPdGFuIXrO/BRS8uoOklJziVtEWI Y/eQeaii9ystvGXZpJNPhr8Cpx3inJzr415yA0WNjP5R0tmYOm9b/XXakR2ixIy0WI89 mD2xFB9NRcxndXJBKUJYqk4RByleeh9ztuGKDo6MlknbgeRoQucw/dmc0DyoLRsn7YTl wcFQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=iBDtDX66; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f10-20020a056402354a00b0043a6d5429casi23570946edd.474.2022.07.19.13.07.07; Tue, 19 Jul 2022 13:07:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=iBDtDX66; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240232AbiGSUAU (ORCPT + 99 others); Tue, 19 Jul 2022 16:00:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44712 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S240196AbiGST76 (ORCPT ); Tue, 19 Jul 2022 15:59:58 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B611760507; Tue, 19 Jul 2022 12:59:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1658260780; x=1689796780; h=date:from:to:cc:subject:message-id:references: mime-version:in-reply-to; bh=12QZEh3TZoEV6JwFURckp8JLCMGijDlJVCRZdBkz9d0=; b=iBDtDX66txv2H2AhxtrYmv620y18PNANcXsh6NmgtUovp+/vy6yb9Ayb 0U30v9pUimjLiZskZzRqhyU8u8EQo6Q2Jlpe4+Zqhy+RUuI8mL1qx2pXm ONouHz3s8QY8lPj/zqx+KAceTT1ZgPeMna9gxQ+d1ymDmOb+mUMak3RQJ hmfH3cfXxDSnSwR+uUTs9afeNfANBEJpU7UjpaC20TVrrLxzHs23R3tBx 804aUx8vHrZfUNTF0evajGJ8V6/LPBV+fGDFSs5/jDv9LVeKp1m4l1+pq R+6VgSakA/QFOG7p2FH1gA3MQElGLr7/C1cUVgJUcAZcowUYqI8UinOg2 Q==; X-IronPort-AV: E=Sophos;i="5.92,285,1650956400"; d="scan'208";a="168592447" Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa2.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 19 Jul 2022 12:59:39 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Tue, 19 Jul 2022 12:59:39 -0700 Received: from localhost (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Tue, 19 Jul 2022 12:59:38 -0700 Date: Tue, 19 Jul 2022 22:03:45 +0200 From: Horatiu Vultur - M31836 To: Claudiu Beznea - M18063 CC: "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "robh+dt@kernel.org" , "krzysztof.kozlowski+dt@linaro.org" , Nicolas Ferre - M43238 , UNGLinuxDriver , "maxime.chevallier@bootlin.com" Subject: Re: [PATCH 3/3] ARM: dts: lan966x: Enable network driver on pcb8291 Message-ID: <20220719200345.pr3gkljjae52vnqw@soft-dev3-1.localhost> References: <20220718212921.1506984-1-horatiu.vultur@microchip.com> <20220718212921.1506984-4-horatiu.vultur@microchip.com> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-5.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The 07/19/2022 07:58, Claudiu Beznea - M18063 wrote: > On 19.07.2022 00:29, Horatiu Vultur wrote: > > The pcb8291 has 2 ports that are connected to the internal ports of the > > switch. Enable them in DT. > > > > Signed-off-by: Horatiu Vultur > > --- > > arch/arm/boot/dts/lan966x-pcb8291.dts | 35 +++++++++++++++++++++++++++ > > 1 file changed, 35 insertions(+) > > > > diff --git a/arch/arm/boot/dts/lan966x-pcb8291.dts b/arch/arm/boot/dts/lan966x-pcb8291.dts > > index 2cb532aa33f0..d890e6fcdbae 100644 > > --- a/arch/arm/boot/dts/lan966x-pcb8291.dts > > +++ b/arch/arm/boot/dts/lan966x-pcb8291.dts > > @@ -4,6 +4,7 @@ > > */ > > /dts-v1/; > > #include "lan966x.dtsi" > > +#include "dt-bindings/phy/phy-lan966x-serdes.h" > > > > / { > > model = "Microchip EVB - LAN9662"; > > @@ -32,6 +33,40 @@ fc3_b_pins: fc3-b-pins { > > }; > > }; > > > > +&mdio1 { > > + status = "okay"; > > +}; > > + > > +&phy0 { > > + status = "okay"; > > +}; > > + > > +&phy1 { > > + status = "okay"; > > +}; > > + > > +&switch { > > + status = "okay"; > > +}; > > + > > +&serdes { > > + status = "okay"; > > +}; > > + > > +&port0 { > > + status = "okay"; > > + phy-handle = <&phy0>; > > + phy-mode = "gmii"; > > + phys = <&serdes 0 CU(0)>; > > +}; > > + > > +&port1 { > > + status = "okay"; > > + phy-handle = <&phy1>; > > + phy-mode = "gmii"; > > + phys = <&serdes 1 CU(1)>; > > +}; > > + > > Although gpio node is not places where it should be we tend to keep all the > nodes sorted alphabetically. Could you place follow this rule for these new > nodes? Yes, I will update in the next version. > > Thank you, > Claudiu Beznea > > > &flx3 { > > atmel,flexcom-mode = ; > > status = "okay"; > -- /Horatiu