Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C
Message-ID: <259a1808-934b-359c-a95f-50d654a48816@amd.com>
Date:   Wed, 20 Jul 2022 14:09:29 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.11.0
Subject: Re: [PATCH v2 3/4] dt-bindings: misc: tmr-inject: Add device-tree
 binding for TMR Inject
Content-Language: en-US
To:     Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
        "Appana Durga Kedareswara rao" <appana.durga.kedareswara.rao@amd.com>,
        <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
        <michal.simek@xilinx.com>, <derek.kiernan@xilinx.com>,
        <dragan.cvetic@xilinx.com>, <arnd@arndb.de>,
        <gregkh@linuxfoundation.org>
CC:     <appanad@amd.com>, <devicetree@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <git@amd.com>,
        <git@xilinx.com>,
        Appana Durga Kedareswara rao <appana.durga.rao@xilinx.com>
References: <20220720060016.1646317-1-appana.durga.kedareswara.rao@amd.com>
 <20220720060016.1646317-4-appana.durga.kedareswara.rao@amd.com>
 <77e8433f-6cb8-eb32-63d5-414a92d3b874@linaro.org>
 <f45fccec-4496-19af-0e14-bd626e14c7bd@amd.com>
 <bc99e06b-1aa5-441e-c86f-0fbfb0945d0c@linaro.org>
From:   Michal Simek <michal.simek@amd.com>
In-Reply-To: <bc99e06b-1aa5-441e-c86f-0fbfb0945d0c@linaro.org>
Content-Type: text/plain; charset="UTF-8"; format=flowed
Content-Transfer-Encoding: 7bit
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jul 2022 12:10:05.8696
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 016a472a-25ce-4021-8e67-08da6a48c8b7
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[SATLEXMB04.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: BN8NAM11FT043.eop-nam11.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR12MB1322
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


On 7/20/22 11:35, Krzysztof Kozlowski wrote:
> On 20/07/2022 10:26, Michal Simek wrote:
>>
>>
>> On 7/20/22 08:15, Krzysztof Kozlowski wrote:
>>> On 20/07/2022 08:00, Appana Durga Kedareswara rao wrote:
>>>> From: Appana Durga Kedareswara rao <appana.durga.rao@xilinx.com>
>>>>
>>>> The Triple Modular Redundancy(TMR) Inject core provides functional fault
>>>> injection by changing selected MicroBlaze instructions, which provides the
>>>> possibility to verify that the TMR subsystem error detection and fault
>>>> recovery logic is working properly.
>>>>
>>>> Signed-off-by: Appana Durga Kedareswara rao <appana.durga.kedareswara.rao@amd.com>
>>>> Signed-off-by: Appana Durga Kedareswara rao <appana.durga.rao@xilinx.com>
>>>
>>> Keep only one SoB.
>>
>> nit: First of all it is from xilinx.com that's why xilinx.com should be the first.
>>
>> Just for my understanding about guidance here.
>> Code was developed by Xilinx before acquisition with AMD. And because it was
>> picked from vendor tree origin xilinx.com was there to keep origin author there.
>> And upstreaming is done by new company. I can't see nothing wrong on keeping
>> both emails there but that's why my opinion. Definitely not a problem to remove
>> one of them but wanted to make sure that we do it properly for all our submissions.
> 
> It's the same person. No need for two SoBs from the same person. Since
> AMD acquired Xilinx, it holds all copyrights thus @amd.com person does
> not have to include previous SoB. He/She/They has the permission from
> employer to submit it. The second SoB is just redundant - brings no
> actual information. Otherwise please tell me which piece of DCO the
> additional SoB adds/solves (comparing to single SoB - @amd.com)?

ok. It means enough to choose one now. I am aware about some IT issues in 
progress that's why that patches can come from xilinx.com or amd.com for some 
time time.
Kedar: please just choose one.


> Similarly when you change jobs while resending your patch - you do not
> add new SoB but just keep SoB from @previous-company.com.

IMHO That would be more questionable when you create changes in origin series 
and new employer pays you to do the work.

If it is 3rd party company picking series where upstreaming is not finished you 
will expect that 3rd party will add their sob lines there too.

Thanks,
Michal