Received: by 2002:ad5:4acb:0:0:0:0:0 with SMTP id n11csp5650056imw; Wed, 20 Jul 2022 09:39:14 -0700 (PDT) X-Google-Smtp-Source: AGRyM1sg4ufclMTnTgroysVRLHt+hPNjYysMe6Z0OfdQ+JPkeIKzB7B/Hii2cgLwbC7KEPr3k0kD X-Received: by 2002:a05:6a00:14c4:b0:52a:c36c:1854 with SMTP id w4-20020a056a0014c400b0052ac36c1854mr38935814pfu.27.1658335154601; Wed, 20 Jul 2022 09:39:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1658335154; cv=none; d=google.com; s=arc-20160816; b=QgwN/ePE/0iCS7e8cMoNOQDpYgex6MnHwOzscZkdJAKxiVPA8Q6u7y9YhWeZxZ8ibl Wv20UXFyFr4fiFTikEp69ITehkN/+r6VbXi7PkY5MB3SgxJavGN0KgLMkpqpDH0kdPB9 2e6qJTx0KL5jET072KMBCXf/ATA4CAAOwT7yvd8p82gZSqh+VKSEwjAEDt+0pbNl8dA6 d27V8CK89hEPwXpzn+NmaNss/vbniENbp54liCyti14+SCVd8Lt727vC2se3wlMFBbRV rZKBk24u9UH/yDkH5a9xCrK6YosggYfcSLgVa0XdQDSiCJywH7hwB5nixbzXm7FG9RgE QxRg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:user-agent:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=ooE778IFSi1IkfbGtX6hl4iB0LXZvmvtcSrtXeDxX3U=; b=wCzjqMvdyvIweQ66xtawf+M4jnIhO8Kglbv43PL3xdtBXBCNKph2GDItbGNSzYhZcW IEtEDNOWGHAddFZevCmvO64C7znY+Sa2LcTKHG3NaE6DnHcpwP4NCh8yRUgDG5mwtUMe JhXZgDY8F3ZPb9QphyH+aJPq2MNELGqtabPkOTr1c3l3D7AOHOz6T/9PzZskyCtvOwhA KY1bOw4DCaqM0Ap0xR9fwv13Xwr6P+wasbDUqGp+NucFazCNqxUrWbaA0vrO3eo652Ko 512Nq5p+wPocAtN6AxqFEejI9ik0plcdh1jpAyBrTFsUubHz6ZK4krrfASdubGkKTeI4 IRLA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OWpXoesW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id z12-20020a056a00240c00b0050d3e4009easi23686395pfh.125.2022.07.20.09.38.59; Wed, 20 Jul 2022 09:39:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=OWpXoesW; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232973AbiGTQ1u (ORCPT + 99 others); Wed, 20 Jul 2022 12:27:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58620 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229581AbiGTQ1s (ORCPT ); Wed, 20 Jul 2022 12:27:48 -0400 Received: from mail-pg1-x535.google.com (mail-pg1-x535.google.com [IPv6:2607:f8b0:4864:20::535]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 56A1D22523 for ; Wed, 20 Jul 2022 09:27:46 -0700 (PDT) Received: by mail-pg1-x535.google.com with SMTP id s206so16857550pgs.3 for ; Wed, 20 Jul 2022 09:27:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=ooE778IFSi1IkfbGtX6hl4iB0LXZvmvtcSrtXeDxX3U=; b=OWpXoesW5LvPcXIlkw5a795g84zjw8sLeaSN+xY1ZpjUZBVg13s22EVvSUI5m8E1ST 3Tl6UlFkxjwPU+PIU9ObEvACUGAZqM9sgz3CAXqTuB12RCMRdvbTljQiKPXal2BfZUV/ eQwwbljSdYJXRc41H9MQSxqzylR0ANWSPZHCu/pUK9cox2uaAm0ew0GfEi4PLdBocvGW BtIK+7ZsVpSkJyj9D1OEN0OLaBjQYpv+8PX8zn1NmzQtSUQdCH2li+sbob/i2TtY3voq jiIr0iGIcgjCVQkw6jky7is5jN+RjnWb4WGyS007OcaRXv+UIM29QAt790PcD6lqayYd hEfA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=ooE778IFSi1IkfbGtX6hl4iB0LXZvmvtcSrtXeDxX3U=; b=ymSMhPYd/zySQNJjYaKLTEyVe+Wr2UqAtK9Gl/w3IN0YuR3WXW9TSN4FhlhFqOJ5Ly MPCu7BtYYJwQs4zwr+lE2MQXHhnQzGUtiLnBBVAPtv0VSnzsrqS5l2l7m9xUjHdk7BkU hjw2CHEh/Jbmb401twR1tNqGlXc3pa7by9E2ARUZmFnXSCuiSfgcg7l1KV5DBhNrJYId ZFJDSZQy/1aLSWUP1q/yqwOljQ2zapxDhZwX29UkwXAkBrmFi4W//8mOD0KDfJVX0sf1 +4Qpa6+JcLrQ01Q8Cltc3VATKQiPuO3Fg/Xf1nddVkcWytrpuvdYDi0xUMveT8YOoNM5 e8ww== X-Gm-Message-State: AJIora9CPPU84EtfxVXN6q4g1R4a9bsMIiVypBMQGlbCQujVU8vGOjpG kgSU4I3izuD/xyXN54giLYzmktYT+v6M X-Received: by 2002:aa7:8887:0:b0:52b:17e8:fc7 with SMTP id z7-20020aa78887000000b0052b17e80fc7mr35966355pfe.35.1658334465763; Wed, 20 Jul 2022 09:27:45 -0700 (PDT) Received: from workstation ([117.217.186.84]) by smtp.gmail.com with ESMTPSA id mp16-20020a17090b191000b001ef863193f4sm1890608pjb.33.2022.07.20.09.27.42 (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Wed, 20 Jul 2022 09:27:45 -0700 (PDT) Date: Wed, 20 Jul 2022 21:57:38 +0530 From: Manivannan Sadhasivam To: Johan Hovold Cc: Lorenzo Pieralisi , Rob Herring , Krzysztof =?utf-8?Q?Wilczy=C5=84ski?= , Bjorn Helgaas , Stanimir Varbanov , Andy Gross , Bjorn Andersson , linux-pci@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] PCI: qcom: Add support for modular builds Message-ID: <20220720162738.GA6035@workstation> References: <20220519094646.23009-1-johan+linaro@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20220519094646.23009-1-johan+linaro@kernel.org> User-Agent: Mutt/1.9.4 (2018-02-28) X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, May 19, 2022 at 11:46:46AM +0200, Johan Hovold wrote: > Allow the Qualcomm PCIe controller driver to be built as a module, which > is useful for multi-platform kernels as well as during development. > > Signed-off-by: Johan Hovold Reviewed-by: Manivannan Sadhasivam Thanks, Mani > --- > drivers/pci/controller/dwc/Kconfig | 2 +- > drivers/pci/controller/dwc/pcie-qcom.c | 36 +++++++++++++++++++++++--- > 2 files changed, 34 insertions(+), 4 deletions(-) > > diff --git a/drivers/pci/controller/dwc/Kconfig b/drivers/pci/controller/dwc/Kconfig > index 62ce3abf0f19..230f56d1a268 100644 > --- a/drivers/pci/controller/dwc/Kconfig > +++ b/drivers/pci/controller/dwc/Kconfig > @@ -168,7 +168,7 @@ config PCI_HISI > Hip05 and Hip06 SoCs > > config PCIE_QCOM > - bool "Qualcomm PCIe controller" > + tristate "Qualcomm PCIe controller" > depends on OF && (ARCH_QCOM || COMPILE_TEST) > depends on PCI_MSI_IRQ_DOMAIN > select PCIE_DW_HOST > diff --git a/drivers/pci/controller/dwc/pcie-qcom.c b/drivers/pci/controller/dwc/pcie-qcom.c > index 8523b5ef9d16..e25d5c09657c 100644 > --- a/drivers/pci/controller/dwc/pcie-qcom.c > +++ b/drivers/pci/controller/dwc/pcie-qcom.c > @@ -16,7 +16,7 @@ > #include > #include > #include > -#include > +#include > #include > #include > #include > @@ -1425,6 +1425,15 @@ static int qcom_pcie_host_init(struct pcie_port *pp) > return ret; > } > > +static void qcom_pcie_host_deinit(struct qcom_pcie *pcie) > +{ > + qcom_ep_reset_assert(pcie); > + if (pcie->cfg->ops->post_deinit) > + pcie->cfg->ops->post_deinit(pcie); > + phy_power_off(pcie->phy); > + pcie->cfg->ops->deinit(pcie); > +} > + > static const struct dw_pcie_host_ops qcom_pcie_dw_ops = { > .host_init = qcom_pcie_host_init, > }; > @@ -1651,6 +1660,22 @@ static int qcom_pcie_probe(struct platform_device *pdev) > return ret; > } > > +static int qcom_pcie_remove(struct platform_device *pdev) > +{ > + struct qcom_pcie *pcie = platform_get_drvdata(pdev); > + struct device *dev = &pdev->dev; > + > + dw_pcie_host_deinit(&pcie->pci->pp); > + qcom_pcie_host_deinit(pcie); > + > + phy_exit(pcie->phy); > + > + pm_runtime_put_sync(dev); > + pm_runtime_disable(dev); > + > + return 0; > +} > + > static const struct of_device_id qcom_pcie_match[] = { > { .compatible = "qcom,pcie-apq8084", .data = &apq8084_cfg }, > { .compatible = "qcom,pcie-ipq8064", .data = &ipq8064_cfg }, > @@ -1669,6 +1694,7 @@ static const struct of_device_id qcom_pcie_match[] = { > { .compatible = "qcom,pcie-sc7280", .data = &sc7280_cfg }, > { } > }; > +MODULE_DEVICE_TABLE(of, qcom_pcie_match); > > static void qcom_fixup_class(struct pci_dev *dev) > { > @@ -1684,10 +1710,14 @@ DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_QCOM, 0x1001, qcom_fixup_class); > > static struct platform_driver qcom_pcie_driver = { > .probe = qcom_pcie_probe, > + .remove = qcom_pcie_remove, > .driver = { > .name = "qcom-pcie", > - .suppress_bind_attrs = true, > .of_match_table = qcom_pcie_match, > }, > }; > -builtin_platform_driver(qcom_pcie_driver); > +module_platform_driver(qcom_pcie_driver); > + > +MODULE_AUTHOR("Stanimir Varbanov "); > +MODULE_DESCRIPTION("Qualcomm PCIe root complex driver"); > +MODULE_LICENSE("GPL"); > -- > 2.35.1 >