Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Colin Foster <colin.foster@in-advantage.com>
To:     linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org,
        netdev@vger.kernel.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org
Cc:     Terry Bowman <terry.bowman@amd.com>,
        Vladimir Oltean <vladimir.oltean@nxp.com>,
        Wolfram Sang <wsa@kernel.org>,
        Andy Shevchenko <andy.shevchenko@gmail.com>,
        UNGLinuxDriver@microchip.com,
        Steen Hegelund <Steen.Hegelund@microchip.com>,
        Lars Povlsen <lars.povlsen@microchip.com>,
        Linus Walleij <linus.walleij@linaro.org>,
        Paolo Abeni <pabeni@redhat.com>,
        Jakub Kicinski <kuba@kernel.org>,
        Eric Dumazet <edumazet@google.com>,
        "David S. Miller" <davem@davemloft.net>,
        Russell King <linux@armlinux.org.uk>,
        Heiner Kallweit <hkallweit1@gmail.com>,
        Andrew Lunn <andrew@lunn.ch>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Lee Jones <lee.jones@linaro.org>,
        katie.morris@in-advantage.com, Rob Herring <robh@kernel.org>
Subject: [PATCH v14 mfd 8/9] dt-bindings: mfd: ocelot: add bindings for VSC7512
Date:   Thu, 21 Jul 2022 21:06:08 -0700
Message-Id: <20220722040609.91703-9-colin.foster@in-advantage.com>
In-Reply-To: <20220722040609.91703-1-colin.foster@in-advantage.com>
References: <20220722040609.91703-1-colin.foster@in-advantage.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?/0OoZmXQfMhTVhnikpm2tzJncqkiSiUv/sCX/2InJ7HvGV1Z6zMpALPaJn/x?=
 =?us-ascii?Q?wob3bLKX+3eU0qIUlHmoEGGfTlNblTPwRLJCFhSokPl9lr94RkkFxVCZLo6O?=
 =?us-ascii?Q?Err3N6dHLQcCtoRzv4NVxbJfByjLXhX0XlVnsdNjUO/mBU1KYIEoibAwhspL?=
 =?us-ascii?Q?bz2mEUW+lPEwALWWqm1m0WuRswx4rKvsT1SiSj0nUP77qRT4+HeGHpujQBTM?=
 =?us-ascii?Q?OmnoH0HVpEZ73nZfQtQwqgOrwvJW3/gfDuupj2W9XWvrcILQcrTGDxHsMMa8?=
 =?us-ascii?Q?fN59eJxpTqWMDvAaGL6XRK6teTMcLjPNKwwv1d7UmsF3KMFsPLSlReNzazd3?=
 =?us-ascii?Q?Pq6loU8/CNGwnFca+gFIWi4naUs4GXQlZw7iWBozwYcBNkDomLnmGQiTsfSG?=
 =?us-ascii?Q?69B9UYkqu8RoW5ndhsb2od3/GsM5+4OncnbpQ9oXibqQCgfiHKVal6J/ptdD?=
 =?us-ascii?Q?YtnOLuxdNRUAGwMCa34BcvjKIenDye3fpZJr7Jj0rPOzKiSKoaXhMtf9OAJi?=
 =?us-ascii?Q?V2vkd2eZjgSRceP+Ti7BXbIHET1nhbyAZ6k4wanZ7zwzhGvFCixExIc2R4nD?=
 =?us-ascii?Q?QtmkPMVk4ZqTnDz9rJb7Lzqrg6tnk5nMK/WtvZyqrGd4ARTbUtIAhTrHYnIH?=
 =?us-ascii?Q?vajAEBKidURoh2M8pHXALh6ODR0YVTfxyIRr7rUpWGzq2JSl9ZT1KLxA92BJ?=
 =?us-ascii?Q?q+FxDtc0Q+Fmh8REKauZuJvsqnpfXbXVQXme1xBPybs5tENyje45EZyStR1m?=
 =?us-ascii?Q?PU1+3ijy5YdF03pM6TeWdWAqHmBAMmYkPswsjWoPADa1w2ZZ7jG9yc7qqi6a?=
 =?us-ascii?Q?szQuIOMUYTGM0KjbPUrhJ+k9GpTBfqIAsBMDy3LuJxdmxUS1OQ6xFBN+2vhK?=
 =?us-ascii?Q?slmqyvY44JVZXtLMtUCqTAROID4eUc875yE3Okz3niGvErqON/0ZrNtEgZmh?=
 =?us-ascii?Q?n8aL4NEahi0s88NhjXYKYdVZCK8u6f1qggFurp+OZW/irTwyNEWx8ehsxcVU?=
 =?us-ascii?Q?KUih7COTx5rsCjPQcQj6/YQsX0dA5t7vPw3A83e5qhh09udyHRrhiezPP3Oy?=
 =?us-ascii?Q?M6t0kSpyIUgXWrxWdHbDpqW4Wh0VMNrZMt4HZ0id76BOF9FDzrs2wFl2jNCq?=
 =?us-ascii?Q?GASfxsr5UC7hCEWJBMIqvdzOcNfFQCuAGZSaLl/2mgmYdlTu6gYTqTSHeSGA?=
 =?us-ascii?Q?tDIR3j/f1lrAEGIKgXLVxZMD29zCzLqeAUPL2iABzid6uST57ScJRTA7UpRw?=
 =?us-ascii?Q?lvxGPpYyRVnWfspRTvdmXM/XycHEmdKfdDj+rb27GifPfQjZUNCCs10PPQPA?=
 =?us-ascii?Q?/4XV0ivfsg13u3nrKRbrU3+YO6buBj6rd5zJnhNzNsHa9NSBowjxfCv1eyNE?=
 =?us-ascii?Q?Mu5uVGivuvAYjCWdAVwircfg4iwAXsWiBE96U+E0XKIKA3oqbzQ19Y+YWrm2?=
 =?us-ascii?Q?XMa0xIAPVXMVLgYJvaSx26cCa21qyO4Eov3FmG/98HX1J0sMnQV5uElBWIS4?=
 =?us-ascii?Q?5uXjSeoWz9RBBt8v4LhaEYQkqBlQIxmmIKQgx2FEzOE/CPYXbgcC+nZ8Hxnn?=
 =?us-ascii?Q?8XDVz9WluHoaLSD0kJuQ5nw4AXi//926KbqNSMYy1reSAe7MFx73YlD/xOlV?=
 =?us-ascii?Q?YNN8CUVpbS0/PH0PL+nz7NI=3D?=
X-OriginatorOrg: in-advantage.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 5e40fadb-17ac-478c-dbbc-08da6b978ed4
X-MS-Exchange-CrossTenant-AuthSource: MWHPR1001MB2351.namprd10.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Jul 2022 04:06:30.8769
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 48e842ca-fbd8-4633-a79d-0c955a7d3aae
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: G9x6x9JrRUcnGBRX7VkbBK/no5T6yQMBkjz5wUI8BHsxDfGweiXgNZVKt+oFJsm/bPfKIRf5Pkatu8tdexYBBRqVCF1oLQCFlyi1nxsIqdo=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR10MB3919
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add devicetree bindings for SPI-controlled Ocelot chips, specifically the
VSC7512.

Signed-off-by: Colin Foster <colin.foster@in-advantage.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Reviewed-by: Vladimir Oltean <vladimir.oltean@nxp.com>
---

v14
    * Add Vladimir Reviewed tag

---
 .../devicetree/bindings/mfd/mscc,ocelot.yaml  | 160 ++++++++++++++++++
 MAINTAINERS                                   |   1 +
 2 files changed, 161 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/mfd/mscc,ocelot.yaml

diff --git a/Documentation/devicetree/bindings/mfd/mscc,ocelot.yaml b/Documentation/devicetree/bindings/mfd/mscc,ocelot.yaml
new file mode 100644
index 000000000000..8bf45a5673a4
--- /dev/null
+++ b/Documentation/devicetree/bindings/mfd/mscc,ocelot.yaml
@@ -0,0 +1,160 @@
+# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/mfd/mscc,ocelot.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Ocelot Externally-Controlled Ethernet Switch
+
+maintainers:
+  - Colin Foster <colin.foster@in-advantage.com>
+
+description: |
+  The Ocelot ethernet switch family contains chips that have an internal CPU
+  (VSC7513, VSC7514) and chips that don't (VSC7511, VSC7512). All switches have
+  the option to be controlled externally, which is the purpose of this driver.
+
+  The switch family is a multi-port networking switch that supports many
+  interfaces. Additionally, the device can perform pin control, MDIO buses, and
+  external GPIO expanders.
+
+properties:
+  compatible:
+    enum:
+      - mscc,vsc7512
+
+  reg:
+    maxItems: 1
+
+  "#address-cells":
+    const: 1
+
+  "#size-cells":
+    const: 1
+
+  spi-max-frequency:
+    maxItems: 1
+
+patternProperties:
+  "^pinctrl@[0-9a-f]+$":
+    type: object
+    $ref: /schemas/pinctrl/mscc,ocelot-pinctrl.yaml
+
+  "^gpio@[0-9a-f]+$":
+    type: object
+    $ref: /schemas/pinctrl/microchip,sparx5-sgpio.yaml
+    properties:
+      compatible:
+        enum:
+          - mscc,ocelot-sgpio
+
+  "^mdio@[0-9a-f]+$":
+    type: object
+    $ref: /schemas/net/mscc,miim.yaml
+    properties:
+      compatible:
+        enum:
+          - mscc,ocelot-miim
+
+required:
+  - compatible
+  - reg
+  - '#address-cells'
+  - '#size-cells'
+  - spi-max-frequency
+
+additionalProperties: false
+
+examples:
+  - |
+    ocelot_clock: ocelot-clock {
+          compatible = "fixed-clock";
+          #clock-cells = <0>;
+          clock-frequency = <125000000>;
+      };
+
+    spi {
+        #address-cells = <1>;
+        #size-cells = <0>;
+
+        soc@0 {
+            compatible = "mscc,vsc7512";
+            spi-max-frequency = <2500000>;
+            reg = <0>;
+            #address-cells = <1>;
+            #size-cells = <1>;
+
+            mdio@7107009c {
+                compatible = "mscc,ocelot-miim";
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x7107009c 0x24>;
+
+                sw_phy0: ethernet-phy@0 {
+                    reg = <0x0>;
+                };
+            };
+
+            mdio@710700c0 {
+                compatible = "mscc,ocelot-miim";
+                pinctrl-names = "default";
+                pinctrl-0 = <&miim1_pins>;
+                #address-cells = <1>;
+                #size-cells = <0>;
+                reg = <0x710700c0 0x24>;
+
+                sw_phy4: ethernet-phy@4 {
+                    reg = <0x4>;
+                };
+            };
+
+            gpio: pinctrl@71070034 {
+                compatible = "mscc,ocelot-pinctrl";
+                gpio-controller;
+                #gpio-cells = <2>;
+                gpio-ranges = <&gpio 0 0 22>;
+                reg = <0x71070034 0x6c>;
+
+                sgpio_pins: sgpio-pins {
+                    pins = "GPIO_0", "GPIO_1", "GPIO_2", "GPIO_3";
+                    function = "sg0";
+                };
+
+                miim1_pins: miim1-pins {
+                    pins = "GPIO_14", "GPIO_15";
+                    function = "miim";
+                };
+            };
+
+            gpio@710700f8 {
+                compatible = "mscc,ocelot-sgpio";
+                #address-cells = <1>;
+                #size-cells = <0>;
+                bus-frequency = <12500000>;
+                clocks = <&ocelot_clock>;
+                microchip,sgpio-port-ranges = <0 15>;
+                pinctrl-names = "default";
+                pinctrl-0 = <&sgpio_pins>;
+                reg = <0x710700f8 0x100>;
+
+                sgpio_in0: gpio@0 {
+                    compatible = "microchip,sparx5-sgpio-bank";
+                    reg = <0>;
+                    gpio-controller;
+                    #gpio-cells = <3>;
+                    ngpios = <64>;
+                };
+
+                sgpio_out1: gpio@1 {
+                    compatible = "microchip,sparx5-sgpio-bank";
+                    reg = <1>;
+                    gpio-controller;
+                    #gpio-cells = <3>;
+                    ngpios = <64>;
+                };
+            };
+        };
+    };
+
+...
+
diff --git a/MAINTAINERS b/MAINTAINERS
index f781caceeb38..5e798c42fa08 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -14470,6 +14470,7 @@ F:	tools/testing/selftests/drivers/net/ocelot/*
 OCELOT EXTERNAL SWITCH CONTROL
 M:	Colin Foster <colin.foster@in-advantage.com>
 S:	Supported
+F:	Documentation/devicetree/bindings/mfd/mscc,ocelot.yaml
 F:	include/linux/mfd/ocelot.h
 
 OCXL (Open Coherent Accelerator Processor Interface OpenCAPI) DRIVER
-- 
2.25.1