Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Sat, 23 Jul 2022 10:57:46 -0300
From:   Jason Gunthorpe <jgg@nvidia.com>
To:     Lu Baolu <baolu.lu@linux.intel.com>
Cc:     Joerg Roedel <joro@8bytes.org>,
        Christoph Hellwig <hch@infradead.org>,
        Kevin Tian <kevin.tian@intel.com>,
        Ashok Raj <ashok.raj@intel.com>, Will Deacon <will@kernel.org>,
        Robin Murphy <robin.murphy@arm.com>,
        Jean-Philippe Brucker <jean-philippe@linaro.com>,
        Dave Jiang <dave.jiang@intel.com>,
        Vinod Koul <vkoul@kernel.org>,
        Eric Auger <eric.auger@redhat.com>,
        Liu Yi L <yi.l.liu@intel.com>,
        Jacob jun Pan <jacob.jun.pan@intel.com>,
        Zhangfei Gao <zhangfei.gao@linaro.org>,
        Zhu Tony <tony.zhu@intel.com>, iommu@lists.linux.dev,
        linux-kernel@vger.kernel.org,
        Jean-Philippe Brucker <jean-philippe@linaro.org>
Subject: Re: [PATCH v10 01/12] iommu: Add max_pasids field in struct
 iommu_device
Message-ID: <20220723135746.GB79279@nvidia.com>
References: <20220705050710.2887204-1-baolu.lu@linux.intel.com>
 <20220705050710.2887204-2-baolu.lu@linux.intel.com>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <20220705050710.2887204-2-baolu.lu@linux.intel.com>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?UFzC2tZrbj13qDU+M9OJOjEJaahfvIbNvzJLyJUmZhUyFXtzVfSnsNhsGzlf?=
 =?us-ascii?Q?WteCFIyMAfX95JQ1SP9uCHqr4DkSuCbPT7c5H9cXMqWB+Wf2wGxao4jAXkVz?=
 =?us-ascii?Q?v5ySLjvALyWZHaMcl6qBnJD9cuoqvXRP9rn8svnTPY8WmfS6J+QtsxccIRDv?=
 =?us-ascii?Q?C+BXEqEYofVFkYaXnUlSOp4qhebH1lwz4+S4/s0a9Mc3zlFc8Pg9GWoSRP3F?=
 =?us-ascii?Q?NezsCz7NkJj4i7GSX50WXQRuDI9fH7kb0a9gklSWHduqhL870VHZHgVu5fOl?=
 =?us-ascii?Q?Ff6G2CHn0rUO/IP9wTpB+9UTRQvW3D/tnVtLdu0mkK+0esm5ZX4cKV6tXyAu?=
 =?us-ascii?Q?ULo4XqT4tAMYJYe6P0H00Mq5YuRPlkTJvTTUWJWTWJlOY27dfPYv+t67FnFR?=
 =?us-ascii?Q?BiBjmiZP9RCDqk253vxO4PPkZknT03Fe73pl4W3HeSNoTp8F2BJMQLgof/tt?=
 =?us-ascii?Q?+lWQC8O1goZmKWweoBZqH0Gf2zzOC1OTFk3ojIWpU58ypgqDIg7YqfqEv6J+?=
 =?us-ascii?Q?FGeBF9Za2sgGxhTt9Fv05pIBaNN0JN9H8LgecacFRAcZyMPF/3gREjQu4lTt?=
 =?us-ascii?Q?X9MsO9ziNspV7c6+/AvQeuGIYdS0+wYlHLamL+YphZZ8UQgV6lWYXnnZOp0t?=
 =?us-ascii?Q?+zP0h5KTMZfDsIf+XOnkU1i9ti+XW5Dp7ysjJxOL9Qo+lvA2hiwFuOo8WpDx?=
 =?us-ascii?Q?Xz5d3Vj0zZP/czVys/uPB7SI1sP80WyPZTEIO3bxiJim3JFrP28xuZAOT2IT?=
 =?us-ascii?Q?zAcB3/DwhuwBqasILIJjakP8ymEG2uxEiFEGRY6h/9z81P+JCF46Jbr06WF0?=
 =?us-ascii?Q?H1Qpid50e6TsBxfwiubpwtwCtf4TJAsXJDx/+WBIZo91ZebOvPjNH19JF9Oa?=
 =?us-ascii?Q?gRNiF49acjS+SP9uw2wAB8uAiB4JipDUdJ+wOL1s1q0MkKItCylKmZmbJCjd?=
 =?us-ascii?Q?6AEeVnekK+bwxaL2PSh1++2jTHxcMwQyX/XBcXaI7mOZS9ebsdOSankAjXBP?=
 =?us-ascii?Q?HOjfOv5ZN640N4Fl8yCqIJhg4QugY/q5kXvXwVfX0Vvzu29BdCwHuFBii/jQ?=
 =?us-ascii?Q?rvZ6oDJUQeYWu7wTXzp8V+opxBOGCzhnKIBVbpe/BTH9PXcFezHof+UsjizH?=
 =?us-ascii?Q?F3lnpRS+j5CW6CTcdWYixTPPso8tgVzO0BFlv2DR1j1VZmeWR9JrBLlKkguc?=
 =?us-ascii?Q?DvN56KNbZx2mIzhlggB9NJcYdYjfLtqV+YxAJsoovcVgHAujQ90DBvCN7/yI?=
 =?us-ascii?Q?8O8tEgyktWgeVxdhKG4FC7LS2k05kEKcbIs9B/px05GR2LGpuVdFDx0H4Bsv?=
 =?us-ascii?Q?vgKBQvXRT9QsVA2al/t8dHnuFzgZgX6FeCIzajBtzblss0BvvzSjT5zZuRJV?=
 =?us-ascii?Q?V+auaHX1ZISQDOTyafA5Ji8MqOwJ5iET7ez7oFQ2IXNH0aEvH9R/y3WxZwWF?=
 =?us-ascii?Q?crHU/c9yv/mB1zhprXYfh9JuCJDxxFxcW5EmbY+SZk9xR4uexm3iMYGALdB8?=
 =?us-ascii?Q?Ae2qW4YSe8WDFGRQSPwfLkot1Lw+bcAqLL15GJydZ0AFpOUrpptBeXwz/Wwh?=
 =?us-ascii?Q?dwe9JKiYSV3c1THN2m5id/yMDGUcVlQit3QVQsq/?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: cf13690e-456e-492d-324d-08da6cb353c2
X-MS-Exchange-CrossTenant-AuthSource: MN2PR12MB4192.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 Jul 2022 13:57:48.7621
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: NdVMcNcgdEzpg+W7SYFjNm6/WtoIYMNQ0IDQgRA2EXoIM2Z2iK4CfQMG6knp+FWU
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB2761
X-Spam-Status: No, score=-1.8 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,
        RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Tue, Jul 05, 2022 at 01:06:59PM +0800, Lu Baolu wrote:
> Use this field to keep the number of supported PASIDs that an IOMMU
> hardware is able to support. This is a generic attribute of an IOMMU
> and lifting it into the per-IOMMU device structure makes it possible
> to allocate a PASID for device without calls into the IOMMU drivers.
> Any iommu driver that supports PASID related features should set this
> field before enabling them on the devices.
> 
> In the Intel IOMMU driver, intel_iommu_sm is moved to CONFIG_INTEL_IOMMU
> enclave so that the pasid_supported() helper could be used in dmar.c
> without compilation errors.
> 
> Signed-off-by: Lu Baolu <baolu.lu@linux.intel.com>
> Reviewed-by: Jean-Philippe Brucker <jean-philippe@linaro.org>
> Reviewed-by: Kevin Tian <kevin.tian@intel.com>
> Tested-by: Zhangfei Gao <zhangfei.gao@linaro.org>
> Tested-by: Tony Zhu <tony.zhu@intel.com>
> ---
>  include/linux/intel-iommu.h                 | 3 ++-
>  include/linux/iommu.h                       | 2 ++
>  drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.c | 1 +
>  drivers/iommu/intel/dmar.c                  | 7 +++++++
>  4 files changed, 12 insertions(+), 1 deletion(-)

Reviewed-by: Jason Gunthorpe <jgg@nvidia.com>

Jason