Received: by 2002:ac0:da4c:0:0:0:0:0 with SMTP id a12csp1939506imi; Sun, 24 Jul 2022 01:26:51 -0700 (PDT) X-Google-Smtp-Source: AGRyM1vDwFa5XsHZ06G2Uty3hI//00tw57ovIxqv4VVlSdJdwTdQDalm71zOOVvk8YsvUm9Jj0cB X-Received: by 2002:a05:6402:3554:b0:43b:ed52:12 with SMTP id f20-20020a056402355400b0043bed520012mr1580968edd.119.1658651211479; Sun, 24 Jul 2022 01:26:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1658651211; cv=none; d=google.com; s=arc-20160816; b=aoRCLZpqjwtw91DMpOrOG+8eTXLF6WzcCSgkX0P93BzFRewLenR3gENpSXdDzhwKB3 mtMNBbVIePfKWC2W8Pu/F7DTtb821KmNUM0DBo3JTC20DRiUzMhYxSGUFyRJ5atiEIsp 4Y7xP+mjFGBTnIM0AM2024VPK8xZ8AhJQbaxyHCMTLf3X5xMavrzGmrfnCyKmY7a6Y8f YZO7HSHl10xqlvxQ4Jj6lBDmrlhi46EckqYBaci8x8HYfVT/hKlNOpZ2Qt1m82UxB6Ov u5fSXSXFQXLojPmshaWibfCpd9gSPAoU6MebQe0a+7i56gdJYHm4pEHgP/145aVMHFW8 15QQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=wyz3baeFYUcO7ZJ1rdCV9R3H9jb7QLbv/WE5ooGJM64=; b=rQadH6JbjLf9k5Pb2Pf+JEn/qZBrFsCZq1NmyZ8SooKIdHlueqnuFeNrWnNTPuLXgT uKF0iVDmTvibFqRyqIk8Yj5hNpBOOmzIsoZZ4ZnMt+Zn+YTn3Q+wVICOlXOolhQevkyh Oul8FsBAjx7YnQsADdV/4A5LpShw22uhq0LbXZTm0aqlddyYqq78zb4EWADcB1zllHzD fdg977WoXl1y7QkYfWhDmZcOMVD9VmUFvxJbQCMF/S88htmbfjUBj5h52Fn9mSl06+UN YZ+Tbbi46ZynP1Q4UPOjHWGN22jttVfnCxL5uUHWZ/WujhGTnhV9BNojCKFn+DlqKASb lNqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=mnSAVMNs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id js4-20020a17090797c400b00722faf491a0si10676628ejc.686.2022.07.24.01.26.26; Sun, 24 Jul 2022 01:26:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=mnSAVMNs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229542AbiGXIYw (ORCPT + 99 others); Sun, 24 Jul 2022 04:24:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44592 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229450AbiGXIYv (ORCPT ); Sun, 24 Jul 2022 04:24:51 -0400 Received: from mga01.intel.com (mga01.intel.com [192.55.52.88]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9E3FD11D for ; Sun, 24 Jul 2022 01:24:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1658651089; x=1690187089; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=pQcB4sAuCUH2y96fo8M5uUjX+pePlTnJl+lYv6pYY/g=; b=mnSAVMNsNL3dyZCBt3w/nwiD3/I9vtUg74vFiaLVV3ye7rj6Z+jYhMjo daUae3vh3YUSrjNtH2eYpimv/MOJDZRP72SHphQwc5xzOrGeofRm1QIRM urOWzU+W4IOV3sl45VGOIF6Qxwk7YydX5yNpWz++UZ+ikQSUcyU5AvFJG zI3Ffrl/iRF8dAXK6WxJdyT5UWNlKMALDwEV3CV3r3+Ggk3ZmMbuTx5qH BJ5BLUzHupwIpYG949gmgIK/MIN7iDyg7yzsO/An41d4NEtQwXNAIoA/Q WuDfnF1xHtzZ4YbBS3kM9sXJ+CaFn28KqwvY4ekJZ4kh2U5T7cYjeYlNc g==; X-IronPort-AV: E=McAfee;i="6400,9594,10417"; a="313267925" X-IronPort-AV: E=Sophos;i="5.93,190,1654585200"; d="scan'208";a="313267925" Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by fmsmga101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Jul 2022 01:24:49 -0700 X-IronPort-AV: E=Sophos;i="5.93,190,1654585200"; d="scan'208";a="657756191" Received: from twinkler-lnx.jer.intel.com ([10.12.87.143]) by fmsmga008-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Jul 2022 01:24:46 -0700 From: Tomas Winkler To: Greg Kroah-Hartman , David Airlie , Daniel Vetter Cc: Jani Nikula , Joonas Lahtinen , Rodrigo Vivi , Tvrtko Ursulin , intel-gfx@lists.freedesktop.org, linux-kernel@vger.kernel.org, Tomas Winkler , Alexander Usyskin , Vitaly Lubart Subject: [PATCH v6 00/14] GSC support for XeHP SDV and DG2 Date: Sun, 24 Jul 2022 11:24:14 +0300 Message-Id: <20220724082428.218628-1-tomas.winkler@intel.com> X-Mailer: git-send-email 2.35.3 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-7.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add GSC support for XeHP SDV and DG2 platforms. The series includes changes for the mei driver: - add ability to use polling instead of interrupts - add ability to use extended timeouts - setup extended operational memory for GSC The series includes changes for the i915 driver: - allocate extended operational memory for GSC - GSC on XeHP SDV offsets and definitions Greg KH, please review and ACK the MEI patches. We are pushing these patches through gfx tree as the auxiliary device belongs there. V2: rebase over merged DG1 series and DG2 enablement patch, fix commit messages V3: rebase over latest tip V4: add missed changelog in pxp dbugfs patch V5: rebase over latest tip fix changelog in pxp dbugfs patch put HAX patch last to the ease of merging reorder patches in the series V6: change prefix from 'drm/i915/gsc:' to 'mei' in patch: mei: add slow_fw flag to the mei auxiliary device Address following checkpatch warnings: CHECK:PREFER_KERNEL_TYPES: Prefer kernel type 'u32' over 'uint32_t' FILE: drivers/misc/mei/mkhi.h:54: + uint32_t flags; -:51: CHECK:UNNECESSARY_PARENTHESES: Unnecessary parentheses around 'cldev->bus->pxp_mode != MEI_DEV_PXP_INIT' #51: FILE: drivers/misc/mei/bus-fixup.c:257: + if (!cldev->bus->fw_f_fw_ver_supported && + (cldev->bus->pxp_mode != MEI_DEV_PXP_INIT) Remove some spurious code formatting changes in: drm/i915/gsc: allocate extended operational memory in LMEM Alexander Usyskin (5): mei: add slow_fw flag to the mei auxiliary device drm/i915/gsc: add slow_fw flag to the gsc device definition drm/i915/gsc: add GSC XeHP SDV platform definition mei: gsc: wait for reset thread on stop mei: extend timeouts on slow devices. Daniele Ceraolo Spurio (1): HAX: drm/i915: force INTEL_MEI_GSC on for CI Tomas Winkler (5): mei: gsc: use polling instead of interrupts mei: mkhi: add memory ready command mei: gsc: setup gsc extended operational memory mei: debugfs: add pxp mode to devstate in debugfs drm/i915/gsc: allocate extended operational memory in LMEM Vitaly Lubart (3): drm/i915/gsc: skip irq initialization if using polling mei: bus: export common mkhi definitions into a separate header mei: gsc: add transition to PXP mode in resume flow drivers/gpu/drm/i915/Kconfig.debug | 1 + drivers/gpu/drm/i915/gt/intel_gsc.c | 118 +++++++++++++++++++++++++--- drivers/gpu/drm/i915/gt/intel_gsc.h | 3 + drivers/misc/mei/bus-fixup.c | 104 ++++++++++++++++-------- drivers/misc/mei/client.c | 14 ++-- drivers/misc/mei/debugfs.c | 17 ++++ drivers/misc/mei/gsc-me.c | 77 +++++++++++++++--- drivers/misc/mei/hbm.c | 12 +-- drivers/misc/mei/hw-me-regs.h | 7 ++ drivers/misc/mei/hw-me.c | 116 ++++++++++++++++++++++----- drivers/misc/mei/hw-me.h | 14 +++- drivers/misc/mei/hw-txe.c | 2 +- drivers/misc/mei/hw.h | 5 ++ drivers/misc/mei/init.c | 21 ++++- drivers/misc/mei/main.c | 2 +- drivers/misc/mei/mei_dev.h | 26 ++++++ drivers/misc/mei/mkhi.h | 57 ++++++++++++++ drivers/misc/mei/pci-me.c | 2 +- include/linux/mei_aux.h | 2 + 19 files changed, 509 insertions(+), 91 deletions(-) create mode 100644 drivers/misc/mei/mkhi.h -- 2.35.3