Received: by 2002:ac0:da4c:0:0:0:0:0 with SMTP id a12csp2037289imi; Sun, 24 Jul 2022 05:25:50 -0700 (PDT) X-Google-Smtp-Source: AGRyM1uiQg2UgzocJpojRp6EbTDASfBwnhHBqQtqkTMPiWP7aN+n1svn1O3Uz18zpje0LnhSNMcF X-Received: by 2002:a63:8342:0:b0:41a:4d03:a60f with SMTP id h63-20020a638342000000b0041a4d03a60fmr7516337pge.616.1658665550039; Sun, 24 Jul 2022 05:25:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1658665550; cv=none; d=google.com; s=arc-20160816; b=wmveUOnqd+s13BZ/rJCmKw4h0wvD0DXuuGzomGGfZfPtoaCdpsRx/ZoWdE4++PmcO0 GZcW/XNX7mLjNgXBT1I1eJGFYEfM1+qPmoBS3lVYjLNaE/Zk85LKt9Bkbm38iTjSUAX7 1KUZ0XD9WWN9DSEOsJDskVC3HRvQD2Jn7u6OIafMU/PilKGyHVcKtHDLPh/RJnUpnlXT DRzYWHkOxIhAsd9ZaGOlQOiU6EsJhxZdCf4lXaHAQNr3v75TdUiYDjarvHNDklaE0JPc I23JAPbwzsjde1/KFfWMPEsfwkl06M3/ni4J79IgvjfO2p6tY2jNdyV4+9JgJQbXVFOQ UWaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=knYZVAmP/Bzeklaj6dd4onpv7s/0aWzK0OLPNMow6Oo=; b=WZyle/7s35XUPK0E5OnS3MyUGYEkJyY4aZATF7+SuquELVUkN8QWpGCQl2XNSpzdix 0V/stk8fclr7g2FXWV+lNO3eaTUpoBW3sMP7DidPTtdgavLqjYIXQ8aNfOxukVfKQXiW xfcX5OpfjAFXTPE9cLzf92bTWgRoPbFEMxR61pH2u3dd4SPTMBouoDIe8cZmtAN3ECMd EJT8lcCYjKyvOPSmNKbb68G593tHUTJ/E4tXN627xq4zDJrbs3u0s3VNx7k9R8utlUnQ ww7jOpB6dOktMrdlWIGmGkKHqDLCoCOiMuSLpEB9rol73EFL9ieRBH7VQFhwfZhq2PzD f+sw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="Gu/HsqrR"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o6-20020a170902778600b0016bdf391277si10323011pll.112.2022.07.24.05.25.35; Sun, 24 Jul 2022 05:25:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="Gu/HsqrR"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233313AbiGXMYo (ORCPT + 99 others); Sun, 24 Jul 2022 08:24:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40022 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233053AbiGXMYj (ORCPT ); Sun, 24 Jul 2022 08:24:39 -0400 Received: from mail-pf1-x429.google.com (mail-pf1-x429.google.com [IPv6:2607:f8b0:4864:20::429]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C522913F9A for ; Sun, 24 Jul 2022 05:24:38 -0700 (PDT) Received: by mail-pf1-x429.google.com with SMTP id e16so8108412pfm.11 for ; Sun, 24 Jul 2022 05:24:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=knYZVAmP/Bzeklaj6dd4onpv7s/0aWzK0OLPNMow6Oo=; b=Gu/HsqrR9MvT05KxBVxXKeCcEKFqxofoWaMoiatvoYkYAxidxsH0gNet+xxosibt+h UjNlWW8o3T7RTrwGRonynQUAGAlc6PmUdLXVsQBM3bP7iMs4l4AkHNrNltMvYOOYMp3A fZJrgpfEbyuVWyFYhBfEw0tEPPcD+bxIIi9FrkePcBprt1DhHzi2Q8NUERUZI2R52BY/ xN3/OV573jce/dQMTvpix3z/e9CCO1vcFqCPquF4aAgA1xGDfEUvm+5i4mfjoQSLyfR4 Qr6sXwo9DJvdb1vKCqlg05HxNcleMrdIySZTns+CzXq2sN5W922dO1HHoRmkbTQ5TE0/ f2Fw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=knYZVAmP/Bzeklaj6dd4onpv7s/0aWzK0OLPNMow6Oo=; b=hfb6RgpVeY8nf1szkvMVPAEiJceLOCBXZpjOEU5Lj3doGmeojYqGOl3bPSoMB7kZim MfofihIuG4JCJl7MVYiJJ+mgYRmrg2lw5VuCxNPomiLwLFCX1SwT6hbJjEN4Mgq8VhR7 wXyAkE8GPWkxn/IX9xo2pMMG5d+huCaG5LK6KYSWlKfN9Ir7i215yNudt/K+BnTm2yCW 30b34z3glP5j1zJD9KQKxkPm5xRa8NyIQB6DzdkiM1WivNwHz04pRbefXxR531OWNVPs PdoZv72GbNgZ6Z0shrI+L8fI8xHNWOMjpgKEnKWa0AxA51sr6ll9RTn9ZheUDHmC299M 2TCg== X-Gm-Message-State: AJIora/dEHv5zr1xZH3tSdTCTQhDBNcLV1dRzuD4pCmhbsqQm7roea// 3oTWOP1O5PQZXK/3yB9JoZqqug== X-Received: by 2002:a63:b1d:0:b0:41a:20e7:6811 with SMTP id 29-20020a630b1d000000b0041a20e76811mr7172464pgl.75.1658665478186; Sun, 24 Jul 2022 05:24:38 -0700 (PDT) Received: from localhost.localdomain ([2401:4900:1f3a:5a45:a9cd:d7dd:fd01:73c0]) by smtp.gmail.com with ESMTPSA id p23-20020a1709027ed700b0016c0474fbd0sm7048133plb.34.2022.07.24.05.24.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 24 Jul 2022 05:24:37 -0700 (PDT) From: Bhupesh Sharma To: linux-pm@vger.kernel.org Cc: bhupesh.sharma@linaro.org, bhupesh.linux@gmail.com, linux-kernel@vger.kernel.org, bjorn.andersson@linaro.org, konrad.dybcio@somainline.org, linux-arm-msm@vger.kernel.org, daniel.lezcano@linaro.org, robh+dt@kernel.org, rafael@kernel.org, Amit Kucheria , Thara Gopinath Subject: [PATCH v2 1/5] firmware: qcom: scm: Add support for tsens reinit workaround Date: Sun, 24 Jul 2022 17:54:20 +0530 Message-Id: <20220724122424.2509021-2-bhupesh.sharma@linaro.org> X-Mailer: git-send-email 2.35.3 In-Reply-To: <20220724122424.2509021-1-bhupesh.sharma@linaro.org> References: <20220724122424.2509021-1-bhupesh.sharma@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Some versions of Qualcomm tsens controller might enter a 'bad state' while running stability tests causing sensor temperatures/interrupts status to be in an 'invalid' state. It is recommended to re-initialize the tsens controller via trustzone (secure registers) using scm call(s) when that happens. Add support for the same in the qcom_scm driver. Cc: Bjorn Andersson Cc: Amit Kucheria Cc: Thara Gopinath Cc: linux-pm@vger.kernel.org Cc: linux-arm-msm@vger.kernel.org Signed-off-by: Bhupesh Sharma --- drivers/firmware/qcom_scm.c | 15 +++++++++++++++ drivers/firmware/qcom_scm.h | 4 ++++ include/linux/qcom_scm.h | 2 ++ 3 files changed, 21 insertions(+) diff --git a/drivers/firmware/qcom_scm.c b/drivers/firmware/qcom_scm.c index cdbfe54c8146..93adcc046a62 100644 --- a/drivers/firmware/qcom_scm.c +++ b/drivers/firmware/qcom_scm.c @@ -858,6 +858,21 @@ int qcom_scm_mem_protect_video_var(u32 cp_start, u32 cp_size, } EXPORT_SYMBOL(qcom_scm_mem_protect_video_var); +int qcom_scm_tsens_reinit(void) +{ + int ret; + const struct qcom_scm_desc desc = { + .svc = QCOM_SCM_SVC_TSENS, + .cmd = QCOM_SCM_TSENS_INIT_ID, + }; + struct qcom_scm_res res; + + ret = qcom_scm_call(__scm->dev, &desc, &res); + + return ret ? : res.result[0]; +} +EXPORT_SYMBOL(qcom_scm_tsens_reinit); + static int __qcom_scm_assign_mem(struct device *dev, phys_addr_t mem_region, size_t mem_sz, phys_addr_t src, size_t src_sz, phys_addr_t dest, size_t dest_sz) diff --git a/drivers/firmware/qcom_scm.h b/drivers/firmware/qcom_scm.h index 0d51eef2472f..495fa00230c7 100644 --- a/drivers/firmware/qcom_scm.h +++ b/drivers/firmware/qcom_scm.h @@ -94,6 +94,10 @@ extern int scm_legacy_call(struct device *dev, const struct qcom_scm_desc *desc, #define QCOM_SCM_PIL_PAS_IS_SUPPORTED 0x07 #define QCOM_SCM_PIL_PAS_MSS_RESET 0x0a +/* TSENS Services and Function IDs */ +#define QCOM_SCM_SVC_TSENS 0x1E +#define QCOM_SCM_TSENS_INIT_ID 0x5 + #define QCOM_SCM_SVC_IO 0x05 #define QCOM_SCM_IO_READ 0x01 #define QCOM_SCM_IO_WRITE 0x02 diff --git a/include/linux/qcom_scm.h b/include/linux/qcom_scm.h index f8335644a01a..5c37e1658cef 100644 --- a/include/linux/qcom_scm.h +++ b/include/linux/qcom_scm.h @@ -124,4 +124,6 @@ extern int qcom_scm_lmh_dcvsh(u32 payload_fn, u32 payload_reg, u32 payload_val, extern int qcom_scm_lmh_profile_change(u32 profile_id); extern bool qcom_scm_lmh_dcvsh_available(void); +extern int qcom_scm_tsens_reinit(void); + #endif -- 2.35.3