Received: by 2002:ac0:e34a:0:0:0:0:0 with SMTP id g10csp593287imn; Tue, 26 Jul 2022 04:31:39 -0700 (PDT) X-Google-Smtp-Source: AGRyM1tlrOnwqNYwJ9kDzbqg+X0kLaNHj9fKU1/cOSWtmjL30a6ACZhHtuknYgKxxYUhj8wu5nqu X-Received: by 2002:a17:907:2888:b0:72b:9449:fa8b with SMTP id em8-20020a170907288800b0072b9449fa8bmr13057505ejc.334.1658835098879; Tue, 26 Jul 2022 04:31:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1658835098; cv=none; d=google.com; s=arc-20160816; b=0Wl4m0Djo/N/09bhZHnqOrb6DdCfL/SEI6YoTlcd8ODvQYzCMoS0al3rXUXKkUSxJi xCqwQA/PJ4gNoKoP2WcIdR/oi6sBkYMtGqfyyutci0w/zru/mIlS6qPZ5CQLCY3BYrc3 qcVpoXQD5QHjx4uJaPktLXseHCFOAvXwl9zG3yrqRfQFLWJWxgun14bBhR2ZjUM/whp8 frQoiD9RZpWt9lDOdBuHzLwUM7CSy5ZEAgsq03Pq/d2oEYiVY2dg+W78ng0s+j6uZuAt JfRdozppsROeVpphkVC+ViyVlru4YZ1OK52FqmzFhlWM8ozn2tYzXpzXsqrk+vJrSxh5 ZsEA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=sX02y36QBrkp9kgDyEIqIGdcUELPm4n2C98vuPR3rAo=; b=Zs/UwaHvL14ND56Mcb45xudvAdLIcFhkFP+MqVkIYCj5GB0iSWTxKPQQmmHY/q8XCn 77h0aPq/tZmsMWD0fQDtvaBLtBW/cFFQ8RFnJVbis+hVPFyv20M2BdjoWxV8c940OhrI rhMTf5Ng5vgQ1AE06GWkxWSdxek37lIBMpP5qnMputsN2XX9hSGLzi+FQfo37x6WietT b7Ik6s+tLbmM3e4z8KlLPIJq5pZA8Aya2Lx8FQmjcGf1dawXL0iyZxjvzN6yqbRtfbHT s0n6DT4EleNz3h/Ia7vWnDW1qvYU/ef0pKlCtdUQwvtEfPXCCdJoGKa43Sj1dKqR7mq+ Zqpg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20210112.gappssmtp.com header.s=20210112 header.b="8NP5uWP/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id x21-20020aa7d6d5000000b0043a66b4e28fsi13709720edr.377.2022.07.26.04.31.14; Tue, 26 Jul 2022 04:31:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20210112.gappssmtp.com header.s=20210112 header.b="8NP5uWP/"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238657AbiGZKeS (ORCPT + 99 others); Tue, 26 Jul 2022 06:34:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60994 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238679AbiGZKeL (ORCPT ); Tue, 26 Jul 2022 06:34:11 -0400 Received: from mail-wr1-x436.google.com (mail-wr1-x436.google.com [IPv6:2a00:1450:4864:20::436]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B5B5D2CE33 for ; Tue, 26 Jul 2022 03:34:08 -0700 (PDT) Received: by mail-wr1-x436.google.com with SMTP id k11so19084639wrx.5 for ; Tue, 26 Jul 2022 03:34:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=sX02y36QBrkp9kgDyEIqIGdcUELPm4n2C98vuPR3rAo=; b=8NP5uWP/Vmdx9iyflkZuMZNiLv1NEdNpOHDeuRY+51ajKD1yPmytMsjhaZhwFeJIia /v/+KS+C6XcgPCjf8lfZ/WGBOx5OWI5aUX1issJEcTtKbqAYyyZ9hw+jQzrgeIVtv22c RrtcmWF4QgGnD3WHQdwNlCzQUiac524YlkMnKxDAIao6GXW8DrjSJkZaPXL6nCCXL310 R+3gVsBWT5ddlwlv9w5oXS1RmZcsC9z/MWoyyvhVeWuEtZegWUfJXiE8cHjlslquABgx Dgchehuxvlg+LIhwFMTIH5vzOchXVRONnXen9dIN/x4UnYiJIcmB3P0JNzYPnW9U6F9O kwGA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=sX02y36QBrkp9kgDyEIqIGdcUELPm4n2C98vuPR3rAo=; b=Y1jDauLjqANtB9C+aziQLG1SzxHr31NWlYzwUmqCy4++43Tttt3ZFTcAeJJXy/LDb1 51VL6dOsdBYPVbbxSnM9hEA/OJ3X36wZyJyrOSTp1BiJ1sQHigc8tQrbCYNeqD/UtU+V t6Exz0LMH2ftzzPmKTKd8sPlbb+LiWv+Zt5fwnXaFmpGqKwSPS2QyywpRKz3FCkULTDj 9YBUNvld2s2K95V6Cx19s9c4aXcCb9OvjW6tz4DLp80ACldIO+AQ5rCQ9sBI662Y8Eq5 AG3s7ExGVzCTi25h1jtXbdV6oVH4RHGOu1nPbUcQtJ2jKAs4acNWmKW9EGFV4Fi/wVuD 3GuA== X-Gm-Message-State: AJIora+HD2dWWKwkOmspha+faILfwEPKIdk/At56M9i6A7JeXAhpCAGx gJbD1gt653UK2HPohtNo5U90oA== X-Received: by 2002:adf:f443:0:b0:21e:ac66:66a3 with SMTP id f3-20020adff443000000b0021eac6666a3mr1139988wrp.557.1658831647152; Tue, 26 Jul 2022 03:34:07 -0700 (PDT) Received: from localhost.localdomain (2a02-8440-4641-6f91-91b7-326a-5d27-a1c3.rev.sfr.net. [2a02:8440:4641:6f91:91b7:326a:5d27:a1c3]) by smtp.gmail.com with ESMTPSA id ay35-20020a05600c1e2300b003a2e42ae9a4sm20617121wmb.14.2022.07.26.03.34.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 26 Jul 2022 03:34:06 -0700 (PDT) From: Jerome Neanne To: lgirdwood@gmail.com, broonie@kernel.org, robh+dt@kernel.org, nm@ti.com, kristo@kernel.org Cc: khilman@baylibre.com, narmstrong@baylibre.com, msp@baylibre.com, j-keerthy@ti.com, lee.jones@linaro.org, jneanne@baylibre.com, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH v2 01/11] DONOTMERGE: arm64: dts: ti: Add TI TPS65219 PMIC support for AM642 SK board. Date: Tue, 26 Jul 2022 12:33:45 +0200 Message-Id: <20220726103355.17684-2-jneanne@baylibre.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220726103355.17684-1-jneanne@baylibre.com> References: <20220726103355.17684-1-jneanne@baylibre.com> X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support fot the TI Power Management IC TPS65219 on the AM642 SKEVM board. Needed for driver testing but official board support pending. TI commitment is required before board upstream kick-off. Signed-off-by: Jerome Neanne --- arch/arm64/boot/dts/ti/k3-am642-sk.dts | 104 +++++++++++++++++++++++++ 1 file changed, 104 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am642-sk.dts b/arch/arm64/boot/dts/ti/k3-am642-sk.dts index 59f506cbd275..4daf55b9d61a 100644 --- a/arch/arm64/boot/dts/ti/k3-am642-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am642-sk.dts @@ -150,6 +150,20 @@ vin-supply = <&com8_ls_en>; gpio = <&main_gpio0 48 GPIO_ACTIVE_HIGH>; }; + + vsel_sd_nddr: gpio-regulator { + compatible = "regulator-gpio"; + pinctrl-names = "default"; + pinctrl-0 = <&vsel_sd_nddr_pins_default>; + regulator-name = "tps65219-LDO1-SEL-SD"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + vin-supply = <&ldo1_reg>; + gpios = <&main_gpio0 45 GPIO_ACTIVE_HIGH>; + states = <1800000 0x0>, + <3300000 0x1>; + }; }; &main_pmx0 { @@ -172,6 +186,13 @@ >; }; + main_i2c0_pins_default: main-i2c0-pins-default { + pinctrl-single,pins = < + AM64X_IOPAD(0x0260, PIN_INPUT_PULLUP, 0) /* (A18) I2C0_SCL */ + AM64X_IOPAD(0x0264, PIN_INPUT_PULLUP, 0) /* (B18) I2C0_SDA */ + >; + }; + main_i2c1_pins_default: main-i2c1-pins-default { pinctrl-single,pins = < AM64X_IOPAD(0x0268, PIN_INPUT_PULLUP, 0) /* (C18) I2C1_SCL */ @@ -258,6 +279,12 @@ AM64X_IOPAD(0x00bc, PIN_INPUT, 7) /* (U8) GPIO0_46 */ >; }; + + vsel_sd_nddr_pins_default: vsel-sd-nddr-pins-default { + pinctrl-single,pins = < + AM64X_IOPAD(0x00b8, PIN_INPUT, 7) /* (Y7) PRG1_PRU0_GPO0.GPIO0_45 */ + >; + }; }; &mcu_uart0 { @@ -301,6 +328,83 @@ status = "disabled"; }; +&main_i2c0 { + pinctrl-names = "default"; + pinctrl-0 = <&main_i2c0_pins_default>; + clock-frequency = <400000>; + status = "okay"; + + tps65219: pmic@30 { + compatible = "ti,tps65219"; + reg = <0x30>; + system-power-controller; + + buck1-supply = <&vcc_3v3_sys>; + buck2-supply = <&vcc_3v3_sys>; + buck3-supply = <&vcc_3v3_sys>; + ldo1-supply = <&vcc_3v3_sys>; + ldo2-supply = <&buck2_reg>; + ldo3-supply = <&vcc_3v3_sys>; + ldo4-supply = <&vcc_3v3_sys>; + + regulators { + buck1_reg: buck1 { + regulator-name = "VDD_CORE"; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <1000000>; + regulator-boot-on; + regulator-always-on; + }; + + buck2_reg: buck2 { + regulator-name = "VCC1V8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + buck3_reg: buck3 { + regulator-name = "VDD_LPDDR4"; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1_reg: ldo1 { + regulator-name = "VDDSHV_SD_IO_PMIC"; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <3300000>; + regulator-allow-bypass; + }; + + ldo2_reg: ldo2 { + regulator-name = "VDDAR_CORE"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3_reg: ldo3 { + regulator-name = "VDDA_1V8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4_reg: ldo4 { + regulator-name = "VDD_PHY_2V5"; + regulator-min-microvolt = <2500000>; + regulator-max-microvolt = <2500000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; +}; &main_i2c1 { pinctrl-names = "default"; pinctrl-0 = <&main_i2c1_pins_default>; -- 2.17.1