Received: by 2002:ac0:e34a:0:0:0:0:0 with SMTP id g10csp255027imn; Wed, 27 Jul 2022 05:29:35 -0700 (PDT) X-Google-Smtp-Source: AGRyM1uZvVWGGpf0CDLVDFwN9xZVxhqKUdYT7b3LcIqqt7dkNEuFZ2NQjTHcT+eOzeVbDDEjq2Z+ X-Received: by 2002:a05:6402:51d1:b0:43b:f89e:a751 with SMTP id r17-20020a05640251d100b0043bf89ea751mr15614668edd.391.1658924974934; Wed, 27 Jul 2022 05:29:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1658924974; cv=none; d=google.com; s=arc-20160816; b=T2RJac7EyKlvgRuxq2XOCuZUo4zWK/HHrq3aPpVNUHJob84gwoBCd4vAmd6BkeCkjS YnLyMdDXrpIOgco9aI7aq2Sqffdac+6a1vFgJBTBl0jzgosv2bATbN810TVa9QFh7VQK yDjiKE1jmElSoUjMV3cG532O+Jz8ugOi0rsfG+AB7G5/zEE3WTL9+5RQ6ojAV3Bh/UFY CMw6hC++C/X0Az3a2x/Yku2syrwOrr9U7iQnTjfV2W6fJUh6stHmOfVBtNfmBUJN/gQp GUDkD5wLASRqn8zUL4HMWZTrJ7tlZ86V0NnrhXDsvkBzGdheeX4ZcHuAQ0L+/RDlaAV/ FfNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=bkFAqT6fqNXYOhsLlxUVfzHWAFmcFDqbV3cVfegWwek=; b=J7PmU6JbKZwcWSsxE4zZnBBzwmenhyrUnrJvNn10V6blTiH5kLGavjuKC/wWV4362r MvBnHIwJH1d8CroAs8d2f6dcv2CUx8ah0qtQZsguEGbhOBzSuvyTnfCfwcApSCNHZzF9 b6NtQrd3g/5YNpAlYVMBDRyJwnsE+XNwRak6bEq33J2/v1hOXSKt4SbWylXQetWMusr2 brXGQU1v0euwnOKkTzFQrfjTQawqnQMNZsxQFi3ElKrhhHk1ar8JCVCvLSsFvf94q4nB jAGQg8F/3Yk23rEjSuR+yJ+Ua1wEFcCbYPMBBX3llqEbyxhiLWbQYEhWukhciMpVmim8 F/Lg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g9-20020a50d0c9000000b0043bd7459cf9si12702053edf.314.2022.07.27.05.29.09; Wed, 27 Jul 2022 05:29:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=arm.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232828AbiG0MSu (ORCPT + 99 others); Wed, 27 Jul 2022 08:18:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33142 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229489AbiG0MSr (ORCPT ); Wed, 27 Jul 2022 08:18:47 -0400 Received: from foss.arm.com (foss.arm.com [217.140.110.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id D9DB248E84; Wed, 27 Jul 2022 05:18:46 -0700 (PDT) Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 168B4D6E; Wed, 27 Jul 2022 05:18:47 -0700 (PDT) Received: from bogus (unknown [10.57.11.51]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 8FCE73F73B; Wed, 27 Jul 2022 05:18:43 -0700 (PDT) Date: Wed, 27 Jul 2022 13:18:38 +0100 From: Sudeep Holla To: Anup Patel Cc: Rob Herring , Krzysztof Kozlowski , Palmer Dabbelt , Sudeep Holla , Paul Walmsley , Daniel Lezcano , Thomas Gleixner , Andrew Jones , Atish Patra , Samuel Holland , Anup Patel , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 1/2] dt-bindings: riscv: Add optional DT property riscv,timer-can-wake-cpu Message-ID: <20220727121838.tpy55twdkuasjab7@bogus> References: <20220727114302.302201-1-apatel@ventanamicro.com> <20220727114302.302201-2-apatel@ventanamicro.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20220727114302.302201-2-apatel@ventanamicro.com> X-Spam-Status: No, score=-6.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jul 27, 2022 at 05:13:01PM +0530, Anup Patel wrote: > We add an optional DT property riscv,timer-can-wake-cpu which if present > in CPU DT node then CPU timer is always powered-on and never loses context. > I don't have much idea on idle states on RISC-V but associating this property in just CPU node seems like not so good idea. This will be applicable for all CPU idle states which means you can't use this even if one of the deepest idle state switches off the timer. We have local-timer-stop in each idle states node. IIRC RISC-V uses the binding which is now not arm specific[0] and IIRC you moved the binding yourself. Any reason why not can't be used and any specific reason for needing this extra property. [0] Documentation/devicetree/bindings/cpu/idle-states.yaml -- Regards, Sudeep