Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Chevron Li <chevron.li@bayhubtech.com>
To:     adrian.hunter@intel.com, ulf.hansson@linaro.org,
        linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org
Cc:     shaper.liu@bayhubtech.com, shirley.her@bayhubtech.com,
        xiaoguang.yu@bayhubtech.com
Subject: [PATCH V2 1/1] mmc: sdhci-pci-o2micro: fix some SD cards compatibility issue at DDR50 mode
Date:   Fri, 29 Jul 2022 03:05:24 -0700
Message-Id: <20220729100524.387-1-chevron.li@bayhubtech.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?mgmq87LL++eszrdAKeQYqrBe1HAfEjHENn8mKBJZkFjudvdw7EQI9MnOrWhB?=
 =?us-ascii?Q?If35manfMRkTtyuLxrknbAwaYKiGABHw4DroO3s2ffo7q0LDzwSNplfWG6bB?=
 =?us-ascii?Q?GzH27E1Qj5Hu65KEFF68Oii1c118pBHEQhHUIGaAB1w6xotLx9akoUxlZXIl?=
 =?us-ascii?Q?9kZpjPvKcWO/PDaY9F+3NLx2HkHxGz0iYU5hUpQVI4pPJWPTBd5BV1ebeOcX?=
 =?us-ascii?Q?h/QVdyylRnB4bhlcC9iTL0p+ctCRi4yWYzUbfbLlxAHr0BanZ0l5EZmWduoU?=
 =?us-ascii?Q?sQL2f7MtM13Jl6tUnmtLWTT+NZYLRCMiZciR+7unWJoNsZ8xTTNwd07uOBOW?=
 =?us-ascii?Q?H756HV4bCjoLk/TelVPUSYAHuE6SWo5HSGaLFQmMR/3SHpNOKzC7ioZKdf3H?=
 =?us-ascii?Q?n1oo+O5Ao5tcxp/kouzJCTtzKbV9eBahEV8GPcQoWHEEx6e6UBLmtaUjtiSL?=
 =?us-ascii?Q?iZlpwscYNtSTuYvx1Edxeg/C8kLpJogLIBMBItpVwYL2OCwUctaPnyy2txh7?=
 =?us-ascii?Q?3p7xZVlscM33QiBIh8W+opZkXjTsJchbd0fJ9fir7pEHmQS5qNmtQAt/dmyC?=
 =?us-ascii?Q?PVz3qcWL2jaKIH4/XTfUIHw2SfaS4jPEAdKsAJEnO9qemTzPpfG7+pONkur3?=
 =?us-ascii?Q?cPwIMqfzPTeJNHHl3pmWnoJHX30YmQ/oHUqx+3LthpCIo5E6qKZ4rAbiifLF?=
 =?us-ascii?Q?y/aoaHz9K2nXFEcxe/EOJ2ixuKBM7n9U9epoRbpWRzcO0j5sGw+4DElMh6aC?=
 =?us-ascii?Q?zPzvYVmQ0aLp/2/BaxlH177+VHb7eRp/s3It/QMKIl9W1TMzDXMx2K63u9ug?=
 =?us-ascii?Q?SsJm+M/K5xjzbim+j8zXX0T460ZK4neo0bvmm1Xt8+FjPezXWAvtdu208oSs?=
 =?us-ascii?Q?YuLzIRXmqJ+vLqF5polMDDMjctw3DbsPvLuFcSxhFM67eHGwLZKup2uzrpMY?=
 =?us-ascii?Q?RNT/fHShrXBzwwRvnzgzDa8nA1Xs4XEFT8xARENRuqtKWuYD1FxmmXdZ+hE4?=
 =?us-ascii?Q?VPm7TLVms1QNl/VHzCPg4zkZyo/C/D15jKmSLgCPjE6W1IU8b0pIVpIWZ6vf?=
 =?us-ascii?Q?+2h6iG6KcaHe/rFC1O+RGN5mPAdUvGq2jkcfWPNA2AXUKWm3Rpk/YWwVDGXp?=
 =?us-ascii?Q?1q41c3UBv6j24V57nMfOG6E5EYnnvDiqeJjOds/Fr0uggbg9ZcBz3KLx84hO?=
 =?us-ascii?Q?m6HMl+oGX7vqm/biscORb1Potkio+1N3tQytucgK8wvBzoECe1aHeem7YCp1?=
 =?us-ascii?Q?zqoZuG1E5f+2VyAyzYpcGoINC+6Qc5MOTYYMXCzGw4NYXLt7NLcslzNc310C?=
 =?us-ascii?Q?vxgx/7fG/sG2Q2T3xHDn9RPgRvSJeLNqOLylCOsi0kK0fZaeJN7JdsPKMiv8?=
 =?us-ascii?Q?CuKuSk+7/uzaiErvJCSxBOYBvQWfH2spL4iSvba08fQfM7uKDMQYV+jBfjyL?=
 =?us-ascii?Q?PjHHufDT2NB/a2VzckO/RrDTytGRcLERNLyi29hrlJWlue8jqujchiN4+/4F?=
 =?us-ascii?Q?sSBDxpq75gTJMmYmE9jkAt7kSiEr1meiKYQKu558Ag/ZmI/DoOXooqgS+Uxa?=
 =?us-ascii?Q?gIOxrN1rlm7J30zmayL98K3i5e4qeFYqnKODFvwT4zWxMRRqmzUMHPND+nGv?=
 =?us-ascii?Q?cCQyONft55dMNUAF8r16a/mPfdGncQUrZVNq8cuCrR2SXx0GhpiojB1KZVPK?=
 =?us-ascii?Q?0G2UDw=3D=3D?=
X-OriginatorOrg: bayhubtech.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 632964e2-f981-4666-a13d-08da7149e1c6
X-MS-Exchange-CrossTenant-AuthSource: PH0PR16MB4248.namprd16.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jul 2022 10:05:36.3122
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 0a7aae2b-8f2e-44df-ba2f-42de7f93c642
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: 2BEx5p/XAHaTjXcNno30A2Hj74VM49dXK6x8XA0FFsybhhyGGpZKDNJzS1nNZmfbC1uggA2v4P9ylD+lyDPxqxOsfQ9MQDF30Z+cZxVHQIk=
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL0PR16MB2196
X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Bayhub chips have better compatibility support for SDR50 than DDR50
and both mode have the same R/W performance when clock frequency >= 100MHz.
Disable DDR50 mode and use SDR50 instead.

Signed-off-by: Chevron Li <chevron.li@bayhubtech.com>
---
Changes on V1:
1.Set quirks2 flag SDHCI_QUIRK2_BROKEN_DDR50 for bayhub chips.
2.Use bayhub hardware input tuning for SDR50 mode instead of standard tuning flow.

Changes on V2:
Update commit format and information.
---
 drivers/mmc/host/sdhci-pci-o2micro.c | 7 +++++--
 1 file changed, 5 insertions(+), 2 deletions(-)

diff --git a/drivers/mmc/host/sdhci-pci-o2micro.c b/drivers/mmc/host/sdhci-pci-o2micro.c
index 0d4d343dbb77..ad457cd9cbaa 100644
--- a/drivers/mmc/host/sdhci-pci-o2micro.c
+++ b/drivers/mmc/host/sdhci-pci-o2micro.c
@@ -317,11 +317,12 @@ static int sdhci_o2_execute_tuning(struct mmc_host *mmc, u32 opcode)
 	u32 reg_val;
 
 	/*
-	 * This handler only implements the eMMC tuning that is specific to
+	 * This handler implements the hardware tuning that is specific to
 	 * this controller.  Fall back to the standard method for other TIMING.
 	 */
 	if ((host->timing != MMC_TIMING_MMC_HS200) &&
-		(host->timing != MMC_TIMING_UHS_SDR104))
+		(host->timing != MMC_TIMING_UHS_SDR104) &&
+		(host->timing != MMC_TIMING_UHS_SDR50))
 		return sdhci_execute_tuning(mmc, opcode);
 
 	if (WARN_ON((opcode != MMC_SEND_TUNING_BLOCK_HS200) &&
@@ -631,6 +632,8 @@ static int sdhci_pci_o2_probe_slot(struct sdhci_pci_slot *slot)
 		if (reg & 0x1)
 			host->quirks |= SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12;
 
+		host->quirks2 |= SDHCI_QUIRK2_BROKEN_DDR50;
+
 		sdhci_pci_o2_enable_msi(chip, host);
 
 		if (chip->pdev->device == PCI_DEVICE_ID_O2_SEABIRD0) {

base-commit: 68e77ffbfd06ae3ef8f2abf1c3b971383c866983
-- 
2.32.0