Received: by 2002:ac0:e350:0:0:0:0:0 with SMTP id g16csp2371872imn; Mon, 1 Aug 2022 23:34:52 -0700 (PDT) X-Google-Smtp-Source: AA6agR7P5+ub5Fw99hGktYb7DokPc+LzWw8d/SQ3EIhWfoj1Cn/USvBfbqIyhkVxhGl7UMR6mNOL X-Received: by 2002:a17:90b:152:b0:1f3:2b02:90fe with SMTP id em18-20020a17090b015200b001f32b0290femr22810709pjb.198.1659422091923; Mon, 01 Aug 2022 23:34:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1659422091; cv=none; d=google.com; s=arc-20160816; b=S+PpUUqejhkd+ilnM4XjEN/3QoDDly0Axmc0puBScMrkRQ5m6tMJSkr2XB3ce++ZTM HhPQdsOlUX/PV4/W6ipVlnPpJWbfcFzsryqKCIMJI9XnV+EeAk2HI4Bad2uoIWaBKL0S VlvxGZG6hnDv2saOC885tMSXuczmMIN8Gf8JlSMOJ89nQYN0LU7UfF7RMnSSX06gSf39 V0/GNElc9zNQ9VMawV3pgsP7e5glPC2CzbfjBk1/2aiKeIFoCO96wMiC/RjtKw4Ng7kt kzZn8tvUwfmpT9kr4RIrV+a/VKIBezeK4jFMY0JHowbfCWeQZ8MX3dOPY8faJGIylUAj OHKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=ygQ4hXaf9na9/7SfVMXNIGv+68GXVlKWlWeaDXCO0po=; b=LLPjh7WHRJBZvQSURPr3f15WIOnechzGDhm/LVsxRqXheBRglh5vUQcpTagL66xQ+l dxcgEVz+Ou5wFW8hIKwmMwjiNEB/hgbga/oOrOOoM7Q9G7hPY1L/Hm1zGuUg2HH5JaaB F2Zh2DfFi8CwEjUBCK1Pd/+cNSD5oWFDmlJCKthWXic0vEx1o8eqLRzxopuTGOtJiG/+ XFkdOkYwQBmD1Ku0A5lmznmx7P/lSSKhmHlR5Guhr8avye3lH8r3b5MCBgg/9LPPrgbf dq7B0e9XnpTXPo2FsH3ntGe141BZsNypQ1AJ7ZpjiAaUQ8XdbOIeRBisPNL7FfPzwO/7 UOoA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=tE0MoTcf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e17-20020a056a001a9100b0052893a7c620si15093460pfv.276.2022.08.01.23.34.37; Mon, 01 Aug 2022 23:34:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=k20201202 header.b=tE0MoTcf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233882AbiHBGDs (ORCPT + 99 others); Tue, 2 Aug 2022 02:03:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38092 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230298AbiHBGDq (ORCPT ); Tue, 2 Aug 2022 02:03:46 -0400 Received: from dfw.source.kernel.org (dfw.source.kernel.org [IPv6:2604:1380:4641:c500::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5107C27CE4; Mon, 1 Aug 2022 23:03:45 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by dfw.source.kernel.org (Postfix) with ESMTPS id B561D61298; Tue, 2 Aug 2022 06:03:44 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 17C8AC433B5; Tue, 2 Aug 2022 06:03:44 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1659420224; bh=qeYh9cQBoOkbdAHtdqnjh8k8Af2Ywy/TvdgrSgMCD5E=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=tE0MoTcfFtIduOQj1oKi05WFgRndh8qZAs43PWH4pWFjKUebecCEceikWRXDt4wb3 QfX2767vQVxJ2F2ZygH+zXtxiOISYwX7pnhyhvSH0UjJdc7tTm3A+pOfDF6kHeE30p 7LFt+iX5+hBdPVPja/1+P8xdZR3GGevJFG8T9xD0G3epT5thrYOWhf900FH5FOx1aO W742w0M+Ibml0/2keJz5BcgJHhVtp36TBPEEEiPbvYmqjgckaThFz3P303ZKw/CMgp 16j/0bqkQ+jtzDgxjeGGJhb4dk03zKpnsNYiQjsAp81jRneW1or+g5AwhtJHfstj/S O/p/Q4XxDKyfg== Received: by mail-vk1-f170.google.com with SMTP id e3so4548445vkg.4; Mon, 01 Aug 2022 23:03:44 -0700 (PDT) X-Gm-Message-State: AJIora+AzqcapjhpdBOr+fwIH+cXz2jrQTMmmrfgAT6kCdKwJN8MbQ3F cBbFW+HTYf9GIohPTSromTTgIMhgaGn/f5ZcQh8= X-Received: by 2002:a1f:aa8b:0:b0:376:e14b:c10e with SMTP id t133-20020a1faa8b000000b00376e14bc10emr6972720vke.19.1659420222979; Mon, 01 Aug 2022 23:03:42 -0700 (PDT) MIME-Version: 1.0 References: <20220802053818.18051-1-zhangqing@loongson.cn> <20220802053818.18051-4-zhangqing@loongson.cn> In-Reply-To: <20220802053818.18051-4-zhangqing@loongson.cn> From: Huacai Chen Date: Tue, 2 Aug 2022 14:03:28 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v3 3/4] LoongArch: Add stacktrace support To: Qing Zhang Cc: WANG Xuerui , loongarch@lists.linux.dev, LKML , linux-arch , Jiaxun Yang , Arnd Bergmann , Jinyang He , Youling Tang Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-7.7 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Qing, Though we had an offline discussion, I still think adding get_wchan() support is worthy. :) Huacai On Tue, Aug 2, 2022 at 1:38 PM Qing Zhang wrote: > > Use common arch_stack_walk infrastructure to avoid duplicated code and > avoid taking care of the stack storage and filtering. > Add sra (means __schedule return address) and scfa (means __schedule call > frame address) to thread_info and store it in switch_to(). > > Now we can print the process stack by cat /proc/*/stack and can better > support ftrace. > > Signed-off-by: Qing Zhang > --- > arch/loongarch/Kconfig | 5 ++++ > arch/loongarch/include/asm/processor.h | 9 +++++++ > arch/loongarch/include/asm/switch_to.h | 14 ++++++---- > arch/loongarch/kernel/Makefile | 1 + > arch/loongarch/kernel/asm-offsets.c | 2 ++ > arch/loongarch/kernel/process.c | 3 +++ > arch/loongarch/kernel/stacktrace.c | 37 ++++++++++++++++++++++++++ > arch/loongarch/kernel/switch.S | 2 ++ > 8 files changed, 68 insertions(+), 5 deletions(-) > create mode 100644 arch/loongarch/kernel/stacktrace.c > > diff --git a/arch/loongarch/Kconfig b/arch/loongarch/Kconfig > index 62b5b07fa4e1..85d0fa3147cd 100644 > --- a/arch/loongarch/Kconfig > +++ b/arch/loongarch/Kconfig > @@ -38,6 +38,7 @@ config LOONGARCH > select ARCH_INLINE_SPIN_UNLOCK_IRQRESTORE if !PREEMPTION > select ARCH_MIGHT_HAVE_PC_PARPORT > select ARCH_MIGHT_HAVE_PC_SERIO > + select ARCH_STACKWALK > select ARCH_SPARSEMEM_ENABLE > select ARCH_SUPPORTS_ACPI > select ARCH_SUPPORTS_ATOMIC_RMW > @@ -140,6 +141,10 @@ config LOCKDEP_SUPPORT > bool > default y > > +config STACKTRACE_SUPPORT > + bool > + default y > + > # MACH_LOONGSON32 and MACH_LOONGSON64 are delibrately carried over from the > # MIPS Loongson code, to preserve Loongson-specific code paths in drivers that > # are shared between architectures, and specifically expecting the symbols. > diff --git a/arch/loongarch/include/asm/processor.h b/arch/loongarch/include/asm/processor.h > index 57ec45aa078e..1c4b4308378d 100644 > --- a/arch/loongarch/include/asm/processor.h > +++ b/arch/loongarch/include/asm/processor.h > @@ -101,6 +101,10 @@ struct thread_struct { > unsigned long reg23, reg24, reg25, reg26; /* s0-s3 */ > unsigned long reg27, reg28, reg29, reg30, reg31; /* s4-s8 */ > > + /* __schedule() return address / call frame address */ > + unsigned long sched_ra; > + unsigned long sched_cfa; > + > /* CSR registers */ > unsigned long csr_prmd; > unsigned long csr_crmd; > @@ -129,6 +133,9 @@ struct thread_struct { > struct loongarch_fpu fpu FPU_ALIGN; > }; > > +#define thread_saved_ra(tsk) (tsk->thread.sched_ra) > +#define thread_saved_fp(tsk) (tsk->thread.sched_cfa) > + > #define INIT_THREAD { \ > /* \ > * Main processor registers \ > @@ -145,6 +152,8 @@ struct thread_struct { > .reg29 = 0, \ > .reg30 = 0, \ > .reg31 = 0, \ > + .sched_ra = 0, \ > + .sched_cfa = 0, \ > .csr_crmd = 0, \ > .csr_prmd = 0, \ > .csr_euen = 0, \ > diff --git a/arch/loongarch/include/asm/switch_to.h b/arch/loongarch/include/asm/switch_to.h > index 2a8d04375574..43a5ab162d38 100644 > --- a/arch/loongarch/include/asm/switch_to.h > +++ b/arch/loongarch/include/asm/switch_to.h > @@ -15,12 +15,15 @@ struct task_struct; > * @prev: The task previously executed. > * @next: The task to begin executing. > * @next_ti: task_thread_info(next). > + * @sched_ra: __schedule return address. > + * @sched_cfa: __schedule call frame address. > * > * This function is used whilst scheduling to save the context of prev & load > * the context of next. Returns prev. > */ > extern asmlinkage struct task_struct *__switch_to(struct task_struct *prev, > - struct task_struct *next, struct thread_info *next_ti); > + struct task_struct *next, struct thread_info *next_ti, > + void *sched_ra, void *sched_cfa); > > /* > * For newly created kernel threads switch_to() will return to > @@ -28,10 +31,11 @@ extern asmlinkage struct task_struct *__switch_to(struct task_struct *prev, > * That is, everything following __switch_to() will be skipped for new threads. > * So everything that matters to new threads should be placed before __switch_to(). > */ > -#define switch_to(prev, next, last) \ > -do { \ > - lose_fpu_inatomic(1, prev); \ > - (last) = __switch_to(prev, next, task_thread_info(next)); \ > +#define switch_to(prev, next, last) \ > +do { \ > + lose_fpu_inatomic(1, prev); \ > + (last) = __switch_to(prev, next, task_thread_info(next), \ > + __builtin_return_address(0), __builtin_frame_address(0)); \ > } while (0) > > #endif /* _ASM_SWITCH_TO_H */ > diff --git a/arch/loongarch/kernel/Makefile b/arch/loongarch/kernel/Makefile > index 918600e7b30f..7449513eb08d 100644 > --- a/arch/loongarch/kernel/Makefile > +++ b/arch/loongarch/kernel/Makefile > @@ -15,6 +15,7 @@ obj-$(CONFIG_EFI) += efi.o > obj-$(CONFIG_CPU_HAS_FPU) += fpu.o > > obj-$(CONFIG_MODULES) += module.o module-sections.o > +obj-$(CONFIG_STACKTRACE) += stacktrace.o > > obj-$(CONFIG_PROC_FS) += proc.o > > diff --git a/arch/loongarch/kernel/asm-offsets.c b/arch/loongarch/kernel/asm-offsets.c > index 20cd9e16a95a..eb350f3ffae5 100644 > --- a/arch/loongarch/kernel/asm-offsets.c > +++ b/arch/loongarch/kernel/asm-offsets.c > @@ -103,6 +103,8 @@ void output_thread_defines(void) > OFFSET(THREAD_REG29, task_struct, thread.reg29); > OFFSET(THREAD_REG30, task_struct, thread.reg30); > OFFSET(THREAD_REG31, task_struct, thread.reg31); > + OFFSET(THREAD_SCHED_RA, task_struct, thread.sched_ra); > + OFFSET(THREAD_SCHED_CFA, task_struct, thread.sched_cfa); > OFFSET(THREAD_CSRCRMD, task_struct, > thread.csr_crmd); > OFFSET(THREAD_CSRPRMD, task_struct, > diff --git a/arch/loongarch/kernel/process.c b/arch/loongarch/kernel/process.c > index 709b7a1664f8..34c3f2148714 100644 > --- a/arch/loongarch/kernel/process.c > +++ b/arch/loongarch/kernel/process.c > @@ -135,6 +135,7 @@ int copy_thread(struct task_struct *p, const struct kernel_clone_args *args) > childregs = (struct pt_regs *) childksp - 1; > /* Put the stack after the struct pt_regs. */ > childksp = (unsigned long) childregs; > + p->thread.sched_cfa = 0; > p->thread.csr_euen = 0; > p->thread.csr_crmd = csr_read32(LOONGARCH_CSR_CRMD); > p->thread.csr_prmd = csr_read32(LOONGARCH_CSR_PRMD); > @@ -145,6 +146,7 @@ int copy_thread(struct task_struct *p, const struct kernel_clone_args *args) > p->thread.reg23 = (unsigned long)args->fn; > p->thread.reg24 = (unsigned long)args->fn_arg; > p->thread.reg01 = (unsigned long)ret_from_kernel_thread; > + p->thread.sched_ra = (unsigned long)ret_from_kernel_thread; > memset(childregs, 0, sizeof(struct pt_regs)); > childregs->csr_euen = p->thread.csr_euen; > childregs->csr_crmd = p->thread.csr_crmd; > @@ -161,6 +163,7 @@ int copy_thread(struct task_struct *p, const struct kernel_clone_args *args) > > p->thread.reg03 = (unsigned long) childregs; > p->thread.reg01 = (unsigned long) ret_from_fork; > + p->thread.sched_ra = (unsigned long) ret_from_fork; > > /* > * New tasks lose permission to use the fpu. This accelerates context > diff --git a/arch/loongarch/kernel/stacktrace.c b/arch/loongarch/kernel/stacktrace.c > new file mode 100644 > index 000000000000..f4f4b8ad3917 > --- /dev/null > +++ b/arch/loongarch/kernel/stacktrace.c > @@ -0,0 +1,37 @@ > +// SPDX-License-Identifier: GPL-2.0 > +/* > + * Stack trace management functions > + * > + * Copyright (C) 2022 Loongson Technology Corporation Limited > + */ > +#include > +#include > + > +#include > +#include > + > +void arch_stack_walk(stack_trace_consume_fn consume_entry, void *cookie, > + struct task_struct *task, struct pt_regs *regs) > +{ > + struct pt_regs dummyregs; > + struct unwind_state state; > + unsigned long addr; > + > + regs = &dummyregs; > + > + if (task == current) { > + regs->csr_era = (unsigned long)__builtin_return_address(0); > + regs->regs[3] = (unsigned long)__builtin_frame_address(0); > + } else { > + regs->csr_era = thread_saved_ra(task); > + regs->regs[3] = thread_saved_fp(task); > + } > + > + regs->regs[1] = 0; > + for (unwind_start(&state, task, regs); > + !unwind_done(&state); unwind_next_frame(&state)) { > + addr = unwind_get_return_address(&state); > + if (!addr || !consume_entry(cookie, addr)) > + break; > + } > +} > diff --git a/arch/loongarch/kernel/switch.S b/arch/loongarch/kernel/switch.S > index 37e84ac8ffc2..43ebbc3990f7 100644 > --- a/arch/loongarch/kernel/switch.S > +++ b/arch/loongarch/kernel/switch.S > @@ -21,6 +21,8 @@ SYM_FUNC_START(__switch_to) > > cpu_save_nonscratch a0 > stptr.d ra, a0, THREAD_REG01 > + stptr.d a3, a0, THREAD_SCHED_RA > + stptr.d a4, a0, THREAD_SCHED_CFA > move tp, a2 > cpu_restore_nonscratch a1 > > -- > 2.20.1 >