Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <85f3afd9-0a16-a022-fcc5-18c64e3f90f2@birger-koblitz.de>
Date:   Tue, 2 Aug 2022 09:15:39 +0200
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101
 Thunderbird/91.11.0
Subject: Re: [PATCH] MIPS: smp-mt: enable all hardware interrupts on second
 VPE
Content-Language: en-US
To:     Sander Vanheule <sander@svanheule.net>,
        Thomas Bogendoerfer <tsbogend@alpha.franken.de>,
        Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Cc:     Marc Zyngier <maz@kernel.org>,
        Aleksander Jan Bajkowski <olek2@wp.pl>,
        Hauke Mehrtens <hauke@hauke-m.de>, linux-mips@vger.kernel.org,
        linux-kernel@vger.kernel.org
References: <20220702190705.5319-1-olek2@wp.pl>
 <3c9a032edd0fb9b9608ad3ca08d6e3cc38f21464.camel@svanheule.net>
 <87fsjen2kl.wl-maz@kernel.org> <20220706081901.GA10797@alpha.franken.de>
 <CAFBinCAsj=RNvitj2tXJU6pTLSbanRXdKM9H4vyF=N9N=PP06g@mail.gmail.com>
 <20220707100630.GC9894@alpha.franken.de>
 <CAFBinCBn3+MbKFE84Y0KjW4qG_88+HuBTzRhPQSDqzqGhyhhZw@mail.gmail.com>
 <20220707143930.GA14693@alpha.franken.de>
 <CAFBinCBq3ydoxtj1VG=kjqbq5NjP1ZnQe_dOAS2Gjm2fNkK9Yg@mail.gmail.com>
 <20220801152559.GA9041@alpha.franken.de>
 <0dbe47388183bf17830e5c77513ca78c58e32612.camel@svanheule.net>
From:   Birger Koblitz <git@birger-koblitz.de>
In-Reply-To: <0dbe47388183bf17830e5c77513ca78c58e32612.camel@svanheule.net>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: bulk

Hi,

On 8/1/22 18:02, Sander Vanheule wrote:
> Hi Thomas,
> 
> On Mon, 2022-08-01 at 17:25 +0200, Thomas Bogendoerfer wrote:
>> On Thu, Jul 28, 2022 at 05:50:10PM +0200, Martin Blumenstingl wrote:
>>> I think for the Realtek SoC's this would be problematic because it's
>>> using MIPS_GENERIC. My understanding is that in an ideal world all
>>
>> which SOC are these ?
> 
> That would be the SoCs supported by MACH_REALTEK_RTL. More specifically, the
> ones affected by this issue are the RTL8391M, RTL8392M, RTL8393M, and RTL8396M
> which have two VPEs.

There is also a multitude of RTL930x SoCs, which have the same setup as the
RTL839x SoCs regarding the VPEs and the same IRQ controller.
But they also have a broken MIPS Timer IRQ and we are not able at the moment
to get the second VPE up without running into immediate trouble.
For the moment we only need to take care of the RTL839x, though.

Cheers,
   Birger