Received: by 2002:ac0:e350:0:0:0:0:0 with SMTP id g16csp2552175imn; Tue, 2 Aug 2022 07:18:27 -0700 (PDT) X-Google-Smtp-Source: AGRyM1uUbVSisK5YxgZd+ruPgS5HdCxSataImTmUw9wtiFFV9Ad+BjXmLRwCKqqZ2A+yYV207eV8 X-Received: by 2002:a17:907:608d:b0:72f:191b:7625 with SMTP id ht13-20020a170907608d00b0072f191b7625mr16810921ejc.754.1659449907431; Tue, 02 Aug 2022 07:18:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1659449907; cv=none; d=google.com; s=arc-20160816; b=N/t6hAToR+3/BB0QAXT2251EQEX765Xsir6t9EAzXoIbDzhBkRSclyck2AtXKms/W2 uLQ+zxIvDYTSKzs1OpwiB7d6rgVuQ4p7x2dVOX0IFN6VJ9OAdHUFfc9pHkv22Bo4roy9 4KYLMLQ/k1wIkgyeyvEkCBpU4Pns/G7YDGYTqDRiopRBHiD13nJh/BlAfQcFP3839wcF gYX3xmoF62hC2IySwutVP/MwEqVKxlky/xtHCe6GlWHWP0t4PLAYK08JG6lokPY9NUNL Q+SnEqSNOxkbQR+J6SyXxJuYjXHL8XfD0yq6jgvMDRAVVyEN7moLwqpGT8DauNQLV7h2 HHfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:references :organization:in-reply-to:subject:cc:to:from:dkim-signature; bh=kaSWO1h2brxie0OkqFAvFjojEsDqQF03fVve8Y1/prQ=; b=gWSHbU1LKeG9mCyQYv6JCWU10i4zhjgDwqBHiYxAmlSFp2DeCXmv6Pkpaj5oIpFFeM a3JLaYexuymjYxA8TFhkHTkeVsw/5ZA+kDl53WBYYF/rBc8p1BqJg3N/NZFDMkumTRaC oYqkDmFulX3sX0iqbKTaMgHVJeuDdYC22NinD4qpLJeyhbK2FORTWI0QUyNGdB4mDZQt 2WEH2kuDuOD/+PA+NtCoICenQfl+w2BAG2ZtqxnixqscmSlC9YAgEUpCFW9Fy72Ho63I xRnqqjm/AtNU/tXT2REfmcx5YTaFCVx3JMMC5/1J6MCXZ6EjULjI48aAVuwT7ydXWyKL qgzQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=kEFOYKsh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id xa11-20020a170906fd8b00b0072af6e1fff0si12163439ejb.330.2022.08.02.07.18.02; Tue, 02 Aug 2022 07:18:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=kEFOYKsh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237144AbiHBOM3 (ORCPT + 99 others); Tue, 2 Aug 2022 10:12:29 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40400 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236926AbiHBOMZ (ORCPT ); Tue, 2 Aug 2022 10:12:25 -0400 Received: from mga11.intel.com (mga11.intel.com [192.55.52.93]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 517F72A72F; Tue, 2 Aug 2022 07:12:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1659449544; x=1690985544; h=from:to:cc:subject:in-reply-to:references:date: message-id:mime-version; bh=dtqbIWIshtMdWZaXawlb0KolgEJHLzd9qo0q7OSwsjo=; b=kEFOYKshTfvcn+b5OjGtaXeG0LkGd7qtaZMJ8vC1+RYM/S0oqh42p/9J XanOas96e0d7OBpfCO6Wdg+s95MpK+QaCZKJzwzFn0U7Ryk1m+UpHKXHZ bBjoKZENxuF31t/buLrrXkGtrOpEfrodgbl+77xzZlAp3pHxVpH3c4OXb KHGkLY7hb5txK0PUt7coOMJXjEwTMjN8wXh2Mu4pxc3Qj+npx6ErEyNGE 7AU/eosQCVjxMDkrDCOFEdpvft1NiYZ+p0/xOZm+yk/uxmWb9D1CaYmTx 2ArGQRm+8VgiQltVeukNPhHyeBNmILYaTjLEypKl9xcg1DorFAbzw2x2y g==; X-IronPort-AV: E=McAfee;i="6400,9594,10427"; a="286976451" X-IronPort-AV: E=Sophos;i="5.93,211,1654585200"; d="scan'208";a="286976451" Received: from fmsmga008.fm.intel.com ([10.253.24.58]) by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 Aug 2022 07:12:04 -0700 X-IronPort-AV: E=Sophos;i="5.93,211,1654585200"; d="scan'208";a="661637859" Received: from llaviniu-mobl1.ger.corp.intel.com (HELO localhost) ([10.252.60.134]) by fmsmga008-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 02 Aug 2022 07:11:58 -0700 From: Jani Nikula To: Bo-Chen Chen , chunkuang.hu@kernel.org, p.zabel@pengutronix.de, daniel@ffwll.ch, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, mripard@kernel.org, tzimmermann@suse.de, matthias.bgg@gmail.com, deller@gmx.de, airlied@linux.ie Cc: devicetree@vger.kernel.org, linux-fbdev@vger.kernel.org, granquet@baylibre.com, jitao.shi@mediatek.com, liangxu.xu@mediatek.com, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, msp@baylibre.com, Project_Global_Chrome_Upstream_Group@mediatek.com, Bo-Chen Chen , linux-mediatek@lists.infradead.org, wenst@chromium.org, linux-arm-kernel@lists.infradead.org, angelogioacchino.delregno@collabora.com Subject: Re: [PATCH v15 03/11] drm/edid: Add cea_sad helpers for freq/length In-Reply-To: <20220727045035.32225-4-rex-bc.chen@mediatek.com> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo References: <20220727045035.32225-1-rex-bc.chen@mediatek.com> <20220727045035.32225-4-rex-bc.chen@mediatek.com> Date: Tue, 02 Aug 2022 17:11:55 +0300 Message-ID: <87zggmenv8.fsf@intel.com> MIME-Version: 1.0 Content-Type: text/plain X-Spam-Status: No, score=-7.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_HI,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 27 Jul 2022, Bo-Chen Chen wrote: > From: Guillaume Ranquet > > This patch adds two helper functions that extract the frequency and word > length from a struct cea_sad. > > For these helper functions new defines are added that help translate the > 'freq' and 'byte2' fields into real numbers. I think we should stop adding a plethora of functions that deal with sads like this. There should probably be *one* struct that contains all the details you and everyone need extracted. There should be *one* function that fills in all the details. The struct should be placed in connector->display_info, and the function should be called *once* from update_display_info(). Ideally, the function shouldn't even be exposed from drm_edid.c, but if you still need to deal with situations where you don't call connector update, maybe it needs to be exposed. BR, Jani. > > Signed-off-by: Markus Schneider-Pargmann > Signed-off-by: Guillaume Ranquet > Signed-off-by: Bo-Chen Chen > --- > drivers/gpu/drm/drm_edid.c | 63 ++++++++++++++++++++++++++++++++++++++ > include/drm/drm_edid.h | 14 +++++++++ > 2 files changed, 77 insertions(+) > > diff --git a/drivers/gpu/drm/drm_edid.c b/drivers/gpu/drm/drm_edid.c > index bc43e1b32092..2a6f92da5ff3 100644 > --- a/drivers/gpu/drm/drm_edid.c > +++ b/drivers/gpu/drm/drm_edid.c > @@ -4916,6 +4916,69 @@ int drm_edid_to_speaker_allocation(const struct edid *edid, u8 **sadb) > } > EXPORT_SYMBOL(drm_edid_to_speaker_allocation); > > +/** > + * drm_cea_sad_get_sample_rate - Extract the sample rate from cea_sad > + * @sad: Pointer to the cea_sad struct > + * > + * Extracts the cea_sad frequency field and returns the sample rate in Hz. > + * > + * Return: Sample rate in Hz or a negative errno if parsing failed. > + */ > +int drm_cea_sad_get_sample_rate(const struct cea_sad *sad) > +{ > + switch (sad->freq) { > + case DRM_CEA_SAD_FREQ_32KHZ: > + return 32000; > + case DRM_CEA_SAD_FREQ_44KHZ: > + return 44100; > + case DRM_CEA_SAD_FREQ_48KHZ: > + return 48000; > + case DRM_CEA_SAD_FREQ_88KHZ: > + return 88200; > + case DRM_CEA_SAD_FREQ_96KHZ: > + return 96000; > + case DRM_CEA_SAD_FREQ_176KHZ: > + return 176400; > + case DRM_CEA_SAD_FREQ_192KHZ: > + return 192000; > + default: > + return -EINVAL; > + } > +} > +EXPORT_SYMBOL(drm_cea_sad_get_sample_rate); > + > +/** > + * drm_cea_sad_get_uncompressed_word_length - Extract word length > + * @sad: Pointer to the cea_sad struct > + * > + * Extracts the cea_sad byte2 field and returns the word length for an > + * uncompressed stream. > + * > + * Note: This function may only be called for uncompressed audio. > + * > + * Return: Word length in bits or a negative errno if parsing failed. > + */ > +int drm_cea_sad_get_uncompressed_word_length(const struct cea_sad *sad) > +{ > + if (sad->format != HDMI_AUDIO_CODING_TYPE_PCM) { > + DRM_WARN("Unable to get the uncompressed word length for format: %u\n", > + sad->format); > + return -EINVAL; > + } > + > + switch (sad->byte2) { > + case DRM_CEA_SAD_UNCOMPRESSED_WORD_16BIT: > + return 16; > + case DRM_CEA_SAD_UNCOMPRESSED_WORD_20BIT: > + return 20; > + case DRM_CEA_SAD_UNCOMPRESSED_WORD_24BIT: > + return 24; > + default: > + return -EINVAL; > + } > +} > +EXPORT_SYMBOL(drm_cea_sad_get_uncompressed_word_length); > + > /** > * drm_av_sync_delay - compute the HDMI/DP sink audio-video sync delay > * @connector: connector associated with the HDMI/DP sink > diff --git a/include/drm/drm_edid.h b/include/drm/drm_edid.h > index c2c43a4af681..779b710aed40 100644 > --- a/include/drm/drm_edid.h > +++ b/include/drm/drm_edid.h > @@ -373,6 +373,18 @@ struct cea_sad { > u8 byte2; > }; > > +#define DRM_CEA_SAD_FREQ_32KHZ BIT(0) > +#define DRM_CEA_SAD_FREQ_44KHZ BIT(1) > +#define DRM_CEA_SAD_FREQ_48KHZ BIT(2) > +#define DRM_CEA_SAD_FREQ_88KHZ BIT(3) > +#define DRM_CEA_SAD_FREQ_96KHZ BIT(4) > +#define DRM_CEA_SAD_FREQ_176KHZ BIT(5) > +#define DRM_CEA_SAD_FREQ_192KHZ BIT(6) > + > +#define DRM_CEA_SAD_UNCOMPRESSED_WORD_16BIT BIT(0) > +#define DRM_CEA_SAD_UNCOMPRESSED_WORD_20BIT BIT(1) > +#define DRM_CEA_SAD_UNCOMPRESSED_WORD_24BIT BIT(2) > + > struct drm_encoder; > struct drm_connector; > struct drm_connector_state; > @@ -380,6 +392,8 @@ struct drm_display_mode; > > int drm_edid_to_sad(const struct edid *edid, struct cea_sad **sads); > int drm_edid_to_speaker_allocation(const struct edid *edid, u8 **sadb); > +int drm_cea_sad_get_sample_rate(const struct cea_sad *sad); > +int drm_cea_sad_get_uncompressed_word_length(const struct cea_sad *sad); > int drm_av_sync_delay(struct drm_connector *connector, > const struct drm_display_mode *mode); -- Jani Nikula, Intel Open Source Graphics Center