Received: by 2002:ac0:e350:0:0:0:0:0 with SMTP id g16csp173878imn; Thu, 4 Aug 2022 01:14:13 -0700 (PDT) X-Google-Smtp-Source: AA6agR7ylMrMWYl0IHbwzdnSJgYwX4W8CN4KfkuPW3ZTSUrrXLUVXOQAKY6EbWrNRBxUBnE+ZKss X-Received: by 2002:a17:906:58c8:b0:6fe:91d5:18d2 with SMTP id e8-20020a17090658c800b006fe91d518d2mr596887ejs.190.1659600853582; Thu, 04 Aug 2022 01:14:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1659600853; cv=none; d=google.com; s=arc-20160816; b=p+Kvu57xLt/L62haczABZXrFKqlIpR7Ohnc5qv8RYcMaL+zTDFINwmXfvWEZtwMTWR 7Xin+5yBR9H77m7bokubYsV/ACZXGIPRBsqBKDbaQUkFviJ2I7aPtLx47z57RXSXdgwO vl7kpYdLJSVeQtIubSBhbahCTnrQRaGRUTMFtwqo8qtQfPnT/MNG1bid3NlmOwU4reS7 DacL+4zls8ediJb/KxzgN6WwiaVD+k06XdNlsu44gZCST2j+zFm9TtanQtxelIfbUTEF NfNe34saoRXpZZSakXJJC/EAZanEzNjiDaa0fvwRLztgMCA/o00hLZ4cwKobj31WPAPf oF+Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:message-id:user-agent:references:in-reply-to :subject:cc:to:from:date:content-transfer-encoding:mime-version :dkim-signature; bh=ckv7ElxHoIcu1ZfpKuLHGdeDpt8E4bw9sx38JzvDoqg=; b=aXxs55rbTGhIJiv0p2r3eKaA6SNjZJBH5HGl1i+6agvpC7fHrRKOrUsTN0lZuNWiUL /91Kxn/8nCzv+P0uDR5MwgfwvTEa4Lwlu1+TMa2kQoZyhPw2BiuTs9slGRcQXHOozmVd 0Mm04Qe87jAduchG9seLLb9GlFAD+a7DYQknrEJhwwuIQq80jiLRi5nZifA/2I31iZrz 4ZvJnggLzK5IprSbM7THljdperX23vxPgIrMLbTzqxfCceePiylKp4UFz/wsC2yWoMz/ QE2eOXR7p3BMP/mzPZl8XQpxq2yPxTB2Vhjg0McSpJ0ZZQpgDE099GHRojUg2mbVB2BB hFvQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=NAj9GW9b; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ne34-20020a1709077ba200b007304e6828a8si149336ejc.631.2022.08.04.01.13.48; Thu, 04 Aug 2022 01:14:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@walle.cc header.s=mail2016061301 header.b=NAj9GW9b; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239310AbiHDHx0 (ORCPT + 99 others); Thu, 4 Aug 2022 03:53:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40388 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239312AbiHDHxY (ORCPT ); Thu, 4 Aug 2022 03:53:24 -0400 Received: from ssl.serverraum.org (ssl.serverraum.org [IPv6:2a01:4f8:151:8464::1:2]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5BDCB65542 for ; Thu, 4 Aug 2022 00:53:22 -0700 (PDT) Received: from ssl.serverraum.org (web.serverraum.org [172.16.0.2]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ssl.serverraum.org (Postfix) with ESMTPSA id A0EF422246; Thu, 4 Aug 2022 09:53:15 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=walle.cc; s=mail2016061301; t=1659599600; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=ckv7ElxHoIcu1ZfpKuLHGdeDpt8E4bw9sx38JzvDoqg=; b=NAj9GW9b9wgRJGt+EBIEj/nBxG+QLzgZositWNmmuOsVeiutGPxZ3OGxtVkDAuxUjlAPLw LKC4hiT3286M6oU8NPjnC/xIil9+Pk4f74v/3k/hPlhMtn8JFAW5QgowfKjqJ4S2Nxl3sn 10ona0J/ZqhuezhZesVf/wphaUVb1Ug= MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Thu, 04 Aug 2022 09:53:15 +0200 From: Michael Walle To: Philipp Zabel Cc: Steen Hegelund , linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Lars Povlsen , =?UTF-8?Q?Cl=C3=A9ment_L=C3=A9ge?= =?UTF-8?Q?r?= , Claudiu Beznea , Kavyasree Kotagiri , Horatiu Vultur Subject: Re: [PATCH] Revert "reset: microchip-sparx5: allow building as a module" In-Reply-To: <4a12868d0bffbaef9912fbc54e5998e0c50bccf6.camel@pengutronix.de> References: <20220713084010.168720-1-p.zabel@pengutronix.de> <73dc6fcedebcae098751bd093fe2d028@walle.cc> <595347d292ee31a9f0de031d6349f44e@walle.cc> <4a12868d0bffbaef9912fbc54e5998e0c50bccf6.camel@pengutronix.de> User-Agent: Roundcube Webmail/1.4.13 Message-ID: <38311987be9d29959bb303be9e3121ae@walle.cc> X-Sender: michael@walle.cc X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Am 2022-07-13 14:08, schrieb Philipp Zabel: > Hi, > > On Mi, 2022-07-13 at 11:52 +0200, Michael Walle wrote: >> [+ Horatiu, I missed you earlier, sorry] >> >> Hi Steen, >> >> Am 2022-07-13 11:40, schrieb Steen Hegelund: >> > I am afraid that the exact list of affected modules is not available, >> > so using the >> > RESET_PROT_STAT.SYS_RST_PROT_VCORE bit is the best known way of >> > resetting as much as possible, and >> > still continue execution. >> >> Mh, you are designing that chip (at least the LAN966x) no? Shouldn't >> that information be available anywhere at Microchip? ;) >> >> Anyway, it looks like almost the whole chip is reset >> except some minor things. So the driver has actually a >> wrong name. Until recently only the switch driver was the >> sole user of it (at least on the lan966x). So, my question >> remains, is this correct? I mean the switch driver says, >> "reset the switch core", but what actually happens is that >> the the entire SoC except the CPU and maybe the io mux is reset. >> What about the watchdog for example? Will that be reset, too? > > If [1-3] are to be trusted, RESET_PROT_STAT[VCORE_RST_PROT_WDT], which > protects the watchdog from soft reset, is not set by default. So yes? > > There are also AMBA, PCIe, PDBG protection bits against Vcore soft > reset in this register, depending on the platform. > > [1] > https://microchip-ung.github.io/sparx-5_reginfo/reginfo_sparx-5.html?select=cpu,cpu_regs,reset_prot_stat > [2] > https://microchip-ung.github.io/lan9662_reginfo/reginfo_LAN9662.html?select=cpu,cpu_regs,reset_prot_stat > [3] > https://microchip-ung.github.io/lan9668_reginfo/reginfo_LAN9668.html?select=cpu,cpu_regs,reset_prot_stat Ping. any news here? -michael