Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Fri, 5 Aug 2022 14:30:11 +0300
From:   Mika Westerberg <mika.westerberg@linux.intel.com>
To:     Brad Campbell <lists2009@fnarfbargle.com>
Cc:     linux-kernel@vger.kernel.org
Subject: Re: Apple Thunderbolt Display chaining
Message-ID: <Yuz/Q3MTVIhCZU+0@lahna>
References: <YkXYdcUZ1E18ENle@lahna>
 <5dcee6f7-cc8c-e3ce-920c-4ad3f5d77e14@fnarfbargle.com>
 <YkcMofXKr/ZmOSwH@lahna>
 <7ea44c20-6c65-224f-af7b-aa1bd310d038@fnarfbargle.com>
 <YkrEE0uh9EVCchfl@lahna>
 <d112651d-919d-ce2d-efac-6abbd9de0f07@fnarfbargle.com>
 <YkrqL/wnACNVOpSi@lahna>
 <ae336e2d-8e7c-9167-ab3d-8d642cd4fb2c@fnarfbargle.com>
 <Yk2qMt568oEeTj8H@lahna>
 <49183e52-2e73-b32f-11ad-6036b1040d7c@fnarfbargle.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <49183e52-2e73-b32f-11ad-6036b1040d7c@fnarfbargle.com>
Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo
Precedence: bulk

Hi,

On Fri, Aug 05, 2022 at 03:41:14PM +0800, Brad Campbell wrote:
> [  620.072070] pcieport 0000:2a:05.0: can't change power state from D3cold to D0 (config space inaccessible)
> [  620.676124] pcieport 0000:2a:05.0: pciehp: pcie_do_write_cmd: no response from device
> [  621.903381] hrtimer: interrupt took 604006559 ns
> [  622.296070] pcieport 0000:2a:05.0: pciehp: pcie_do_write_cmd: no response from device
> [  622.698769] pcieport 0000:31:05.0: can't change power state from D3cold to D0 (config space inaccessible)
> [  623.302796] pcieport 0000:31:05.0: pciehp: pcie_do_write_cmd: no response from device
> [  623.906840] pcieport 0000:31:04.0: can't change power state from D3cold to D0 (config space inaccessible)
> [  624.511090] pcieport 0000:31:04.0: pciehp: pcie_do_write_cmd: no response from device
> [  625.115091] pcieport 0000:04:01.0: can't change power state from D3cold to D0 (config space inaccessible)
> [  625.719304] pcieport 0000:04:01.0: pciehp: pcie_do_write_cmd: no response from device
> [  625.920747] thunderbolt 0000:05:00.0: 303: timeout writing config space 2 to 0x28
> [  625.920752] thunderbolt 0-303: reading DROM failed: -5
> [  625.920753] thunderbolt 0000:05:00.0: 303: uid: 0x0
> [  626.524964] pcieport 0000:31:05.0: pciehp: pcie_do_write_cmd: no response from device
> [  626.726306] pcieport 0000:31:04.0: pciehp: pcie_do_write_cmd: no response from device
> [  626.927661] pcieport 0000:04:01.0: pciehp: pcie_do_write_cmd: no response from device
> [  627.330332] pcieport 0000:04:02.0: can't change power state from D3cold to D0 (config space inaccessible)
> [  627.837000] thunderbolt 0000:05:00.0: 303: timeout reading config space 1 from 0x0
> [  627.837005] thunderbolt 0-303: failed to initialize port 1
> [  628.277015] thunderbolt 0000:05:00.0: 3: timeout reading config space 1 from 0x3b
> [  628.716825] thunderbolt 0000:05:00.0: 0: timeout reading config space 1 from 0x3b
> [  629.156976] thunderbolt 0000:05:00.0: 0: timeout reading config space 1 from 0x3b
> [  629.597002] thunderbolt 0000:05:00.0: 0: timeout reading config space 1 from 0x39
> [  630.037013] thunderbolt 0000:05:00.0: 0: timeout reading config space 1 from 0x39
> [  630.477032] thunderbolt 0000:05:00.0: 0: timeout reading config space 1 from 0x39
> [  630.916994] thunderbolt 0000:05:00.0: 0: timeout reading config space 1 from 0x39
> [  631.356836] thunderbolt 0000:05:00.0: 3: timeout reading config space 1 from 0x39
> [  631.806792] thunderbolt 0000:05:00.0: 3: timeout reading config space 1 from 0x39
> [  632.246828] thunderbolt 0000:05:00.0: 0: timeout reading config space 2 from 0x10f
> [  632.686977] thunderbolt 0000:05:00.0: 0: timeout reading config space 2 from 0x10f
> 
> I'm dangerously *assuming* that when trying to configure an already configured system the thunderbolt
> driver is getting stuck because booting without trying to load the driver works fine.
> 
> If I try and warm boot when its in this state, the machine doesn't reach the EFI and I have to
> hard reset or power cycle.
> 
> My questions are :
> A) Since I have a viable but hacky work-around, is this something
> you'd be interested in helping chase down?

I can try yes.

> B) If so, what debugging information can I supply?

Well can you try so that you disable PCIe PM for starters? Pass
"pcie_port_pm=off" in the command line and see if anything changes. Of
course this prevents low power states.